共 50 条
- [21] Novel wire density driven full-chip routing for CMP variation control IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 831 - +
- [22] Multilevel timing-constrained full-chip routing in hierarchical quad-grid model 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5439 - +
- [23] A 3-step approach for performance-driven whole-chip routing PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 187 - 191
- [26] Performance-driven interconnect global routing SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 132 - 136