Crosstalk- and performance-driven multilevel full-chip routing

被引:33
|
作者
Ho, TY [1 ]
Chang, YW
Chen, SJ
Lee, DT
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[3] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[4] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
[5] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan
关键词
detailed routing; global routing; layout; noise optimization; physical design; routing; timing optimization;
D O I
10.1109/TCAD.2005.847902
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a novel framework for fast multilevel routing considering crosstalk and performance optimization. To handle the crosstalk minimization problem, we incorporate an intermediate stage of layer/track assignment into the multilevel routing framework. For performance-driven routing, we propose a novel minimum-radius minimum-cost spanning tree heuristic for global routing. Compared with the state-of-the-art multilevel routing with the routability mode, the experimental results show that our router achieved a 6.7X runtime speedup, reduced the respective maximum and average crosstalk (coupling length) by about 30% and 24%, reduced the respective maximum and average delay by about 15% and 5%. Compared with the timing-driven mode, the experimental results show that our router still achieved a 5.9X runtime speedup, reduced the respective maximum and average crosstalk by about 35% and 23%, reduced the respective maximum and average delay by about 7% and 10% in comparable routability, and resulted in fewer failed nets.
引用
收藏
页码:869 / 878
页数:10
相关论文
共 50 条
  • [21] Novel wire density driven full-chip routing for CMP variation control
    Chen, Huang-Yu
    Chou, Szu-Jui
    Wang, Sheng-Lung
    Chang, Yao-Wen
    IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 831 - +
  • [22] Multilevel timing-constrained full-chip routing in hierarchical quad-grid model
    Yan, Jin-Tai
    Chen, Yen-Hsiang
    Lee, Chia-Fang
    Huang, Ming-Ching
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5439 - +
  • [23] A 3-step approach for performance-driven whole-chip routing
    Chou, YC
    Lin, YL
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 187 - 191
  • [24] A novel wire-density-driven full-chip routing system for CMP variation control
    Chen, Huang-Yu
    Chou, Szu-Jui
    Wang, Sheng-Lung
    Chang, Yao-Wen
    IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2009, 28 (01) : 193 - 206
  • [25] Performance-driven routing with multiple sources
    Cong, J
    Madden, PH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (04) : 410 - 419
  • [26] Performance-driven interconnect global routing
    Wang, DS
    Kuh, ES
    SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 132 - 136
  • [27] Full-chip routing considering double-via insertion
    Chen, Huang-Yu
    Chiang, Mei-Fang
    Chang, Yao-Wen
    Chen, Lumdo
    Han, Brian
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (05) : 844 - 857
  • [28] PROVABLY GOOD PERFORMANCE-DRIVEN GLOBAL ROUTING
    CONG, JS
    KAHNG, AB
    ROBINS, G
    SARRAFZADEH, M
    WONG, CK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (06) : 739 - 752
  • [29] A Novel Wire-Density-Driven Full-Chip Routing System for CMP Variation. Control
    Chen, Huang-Yu
    Chou, Szu-Jui
    Wang, Sheng-Lung
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (02) : 193 - 206
  • [30] New performance-driven FPGA routing algorithms
    Alexander, MJ
    Robins, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (12) : 1505 - 1517