Crosstalk- and performance-driven multilevel full-chip routing

被引:33
|
作者
Ho, TY [1 ]
Chang, YW
Chen, SJ
Lee, DT
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan
[2] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan
[3] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA
[4] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan
[5] Acad Sinica, Inst Informat Sci, Taipei 115, Taiwan
关键词
detailed routing; global routing; layout; noise optimization; physical design; routing; timing optimization;
D O I
10.1109/TCAD.2005.847902
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we propose a novel framework for fast multilevel routing considering crosstalk and performance optimization. To handle the crosstalk minimization problem, we incorporate an intermediate stage of layer/track assignment into the multilevel routing framework. For performance-driven routing, we propose a novel minimum-radius minimum-cost spanning tree heuristic for global routing. Compared with the state-of-the-art multilevel routing with the routability mode, the experimental results show that our router achieved a 6.7X runtime speedup, reduced the respective maximum and average crosstalk (coupling length) by about 30% and 24%, reduced the respective maximum and average delay by about 15% and 5%. Compared with the timing-driven mode, the experimental results show that our router still achieved a 5.9X runtime speedup, reduced the respective maximum and average crosstalk by about 35% and 23%, reduced the respective maximum and average delay by about 7% and 10% in comparable routability, and resulted in fewer failed nets.
引用
收藏
页码:869 / 878
页数:10
相关论文
共 50 条
  • [31] Full-Chip Routing System for Reducing Cu CMP & ECP Variation
    Jia, Yanming
    Cai, Yici
    Hong, Xianlong
    SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 10 - 15
  • [32] Elimination of false aggressors using the functional relationship for full-chip crosstalk analysis
    Yang, JS
    Kim, JY
    Choi, JH
    Yoo, MH
    Kong, JT
    4TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2003, : 344 - 347
  • [33] A performance-driven I/O pin routing algorithm
    Wang, DS
    Zhang, P
    Cheng, CK
    Sen, A
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 129 - 132
  • [34] Performance-driven simultaneous placement and routing for FPGA's
    Nag, SK
    Rutenbar, RA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (06) : 499 - 518
  • [35] Performance-driven crosstalk elimination at post-compiler level
    Kuo, Wu-An
    Chiang, Yi-Ling
    Hwang, TingTing
    Wu, Allen C. -H.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 3041 - 3044
  • [36] X-Route: An X-architecture full-chip multilevel router
    Chang, Chen-Feng
    Chang, Yao-Wen
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 229 - +
  • [37] Parallel genetic algorithm for performance-driven VLSI routing
    Lienig, Jens
    IEEE Transactions on Evolutionary Computation, 1997, 1 (01): : 29 - 39
  • [38] Performance-Driven X-Architecture Routing Algorithm for Artificial Intelligence Chip Design in Smart Manufacturing
    Liu, Genggeng
    Zhu, Yuhan
    Xu, Saijuan
    Tang, Hao
    Chen, Yeh-Cheng
    ACM TRANSACTIONS ON MANAGEMENT INFORMATION SYSTEMS, 2022, 13 (04)
  • [40] A performance-driven MCM router with special consideration of crosstalk reduction
    Wang, DS
    Kuh, ES
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 466 - 470