Digital calibration incorporating redundancy of flash ADCs

被引：49
|
作者：
Flynn, MP [1 ]
Donovan, C
Sattler, L
机构：
[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[2] Natl Univ Ireland Univ Coll Cork, Dept Microelect, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 05期
关键词：
analog-to-digital conversion; analog redundancy; calibration; flash;
D O I：
10.1109/TCSII.2003.811435
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As feature size and supply voltage shrink, digital calibration incorporating redundancy of flash analog-to-digital converters is becoming attractive. This new scheme allows accuracy to be achieved through the use of redundancy and reassignment, effectively decoupling analog performance from component matching. Very large comparator offsets (several LSBs) are tolerated, allowing the comparators to be small, fast and. power efficient. In this paper, we analyze this scheme and compare with it with more traditional approaches.
引用
收藏
页码：205 / 213
页数：9
相关论文
共 50 条
  • [31] A robust and fast digital background calibration technique for pipelined ADCs
    Fan, Jen-Lin
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1213 - 1223
  • [32] Digital background calibration of higher order nonlinearities in pipelined ADCs
    Meruva, Anand
    Jalali, Bahar
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1233 - +
  • [33] A Fast Correlation Based Background Digital Calibration for Pipelined ADCs
    Yan, Chuan-Ping
    Li, Guang-Jun
    Li, Qiang
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 579 - 582
  • [34] A Digital Calibration Technique for Cyclic ADCs Using MOS Capacitors
    Zhiheng Wei
    Shoji, Kawahito
    2013 IEEE INTERNATIONAL INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE (I2MTC), 2013, : 1222 - 1226
  • [35] Bulk Voltage Trimming Offset Calibration for High-Speed Flash ADCs
    Yao, Junjie
    Liu, Jin
    Lee, Hoi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (02) : 110 - 114
  • [36] Digital Background Calibration With Histogram of Decision Points in Pipelined ADCs
    Gholami, Peyman
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (01) : 16 - 20
  • [37] Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs
    Mafi, Hamidreza
    Yavari, Mohammad
    Shamsi, Hossein
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (01) : 34 - 45
  • [38] An Offset Double Conversion Technique for Digital Calibration of Pipelined ADCs
    Peng, Bei
    Li, Hao
    Lin, Pingfen
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2010, 57 (12) : 961 - 965
  • [39] A Threshold-Embedded Offset Calibration Technique for Inverter-Based Flash ADCs
    Chan, Chi-Hang
    Zhu, Yan
    Chio, U-Fat
    Sin, Sai-Weng
    Seng-Pan, U.
    Martins, R. P.
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 489 - 492
  • [40] Digital background calibration for timing mismatch in time-interleaved ADCs
    Chen, HH
    Lee, J
    Chen, JT
    ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
12345