Digital Background Calibration With Histogram of Decision Points in Pipelined ADCs

被引:20
|
作者
Gholami, Peyman [1 ]
Yavari, Mohammad [1 ]
机构
[1] Amirkabir Univ Technol, Dept Elect Engn, Integrated Circuits Design Lab, Tehran Polytech, Tehran 158754413, Iran
关键词
Capacitor mismatch; digital background calibration; gain error; gain nonlinearity; pipelined analog-to-digital converters (ADCs); CMOS ADC;
D O I
10.1109/TCSII.2017.2660765
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This brief presents a digital background calibration technique for pipelined analog-to-digital converters (ADCs). It is a histogram-based technique and called the correction with histogram of decision points (CHDP). In this method, the capacitor mismatch and residue amplifier gain error and nonlinearity are corrected by estimating the output code of decision points in the residue characteristic. In order to achieve adequate points, the threshold level of sub-ADC is changed and to increase the estimation accuracy, an algorithm named the mapping histogram is presented. CHDP does not require any special analog circuit and its digital logic is simple. Behavioral simulation results of a 12-bit 100 MS/s pipelined ADC indicate that the proposed calibration scheme improves signal-to-noise and distortion ratio and spurious free dynamic range from 34.1 and 35 dB to 68.2 and 75.8 dB, respectively, while needing about 1.5 x 10(6) samples for the calibration of five stages.
引用
收藏
页码:16 / 20
页数:5
相关论文
共 50 条
  • [1] Histogram Based Deterministic Digital Background Calibration for Pipelined ADCs
    Ravi, Chithira
    Rahul, T.
    Sahoo, Bibhudatta
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 569 - 574
  • [2] DIGITAL BACKGROUND CALIBRATION FOR PIPELINED ADCS
    Shi, Kun
    Redfern, Arthur J.
    2013 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2013, : 2766 - 2769
  • [3] Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time Quantization
    Ragab, Kareem
    Chen, Long
    Sanyal, Arindam
    Sun, Nan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (05) : 456 - 460
  • [4] New digital background calibration method for pipelined ADCs
    Zia, Ehsan
    Farshidi, Ebrahim
    Kosarian, Abdolnabi
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2020, 39 (04) : 871 - 884
  • [5] A background calibration in pipelined ADCs
    Mafi, Hamid R.
    Sodagar, Amir M.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2013, 67 (08) : 729 - 732
  • [6] A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 841 - 845
  • [7] A robust and fast digital background calibration technique for pipelined ADCs
    Fan, Jen-Lin
    Wang, Chung-Yi
    Wu, Jieh-Tsorng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (06) : 1213 - 1223
  • [8] A Fast Correlation Based Background Digital Calibration for Pipelined ADCs
    Yan, Chuan-Ping
    Li, Guang-Jun
    Li, Qiang
    2012 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2012, : 579 - 582
  • [9] Background calibration techniques for multistage pipelined ADCs with digital redundancy
    Li, JP
    Moon, UK
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (09): : 531 - 538
  • [10] Digital background calibration of higher order nonlinearities in pipelined ADCs
    Meruva, Anand
    Jalali, Bahar
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1233 - +