共 50 条
- [41] A Digital Pseudo Background Correction Method in Pipelined ADCs 2008 51ST MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2008, : 634 - 637
- [42] At Speed Digital Gain Error Calibration of Pipelined ADCs 2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
- [43] Digital background calibration of interstage-gain and capacitor-mismatch errors in pipelined ADCs 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1035 - +
- [44] A background digital self-calibration scheme for pipelined ADCs based on transfer curve estimation 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 61 - 64
- [45] Channel Mismatch Background Calibration for Pipelined Time Interleaved ADCs 2012 19TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2012, : 609 - 612
- [46] A Low-Power Low-Cost On-Chip Digital Background Calibration for Pipelined ADCs 2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
- [48] Digital Calibration Techniques for Interstage Gain Nonlinearity in Pipelined ADCs 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [50] A Fully Digital Calibration Technique for Nonlinearity Correction in Pipelined ADCs 2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1296 - 1300