Digital calibration incorporating redundancy of flash ADCs

被引：49
|
作者：
Flynn, MP [1 ]
Donovan, C
Sattler, L
机构：
[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[2] Natl Univ Ireland Univ Coll Cork, Dept Microelect, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 05期
关键词：
analog-to-digital conversion; analog redundancy; calibration; flash;
D O I：
10.1109/TCSII.2003.811435
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As feature size and supply voltage shrink, digital calibration incorporating redundancy of flash analog-to-digital converters is becoming attractive. This new scheme allows accuracy to be achieved through the use of redundancy and reassignment, effectively decoupling analog performance from component matching. Very large comparator offsets (several LSBs) are tolerated, allowing the comparators to be small, fast and. power efficient. In this paper, we analyze this scheme and compare with it with more traditional approaches.
引用
收藏
页码：205 / 213
页数：9
相关论文
共 50 条
  • [41] Equalization-Based Digital Background Calibration Technique for Pipelined ADCs
    Zeinali, Behzad
    Moosazadeh, Tohid
    Yavari, Mohammad
    Rodriguez-Vazquez, Angel
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (02) : 322 - 333
  • [42] Power-On Digital Calibration Method for Delta-Sigma ADCs
    Cao, Jinzhou
    Meng, Xin
    Temes, Gabor C.
    Yu, Wenhuan
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2002 - 2005
  • [43] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [44] A Digital Calibration Technique for Folding-Integration/Cyclic Cascaded ADCs
    Wang, Tongxi
    Khandaker, Amin M. R.
    Yasutomi, Keita
    Kawahito, Shoji
    2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
  • [45] A Low Complexity Digital Foreground Calibration Technique for CMOS Pipelined ADCs
    Liu, Maliang
    Zhang, Sirui
    Jin, Hu
    Zhu, Zhangming
    Yang, Yintang
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (03)
  • [46] A statistics-based digital background calibration technique for pipelined ADCs
    Mafi, Hamidreza
    Mohammadi, Reza
    Shamsi, Hossein
    INTEGRATION-THE VLSI JOURNAL, 2015, 51 : 149 - 157
  • [47] A Digital Time Skew Calibration Technique for Time-Interleaved ADCs
    Qiu, Lei
    Tang, Kai
    Zheng, Yuanjin
    Siek, Liter
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2297 - 2300
  • [48] Digital background calibration of capacitor-mismatch errors in pipelined ADCs
    Taherzadeh-Sani, Mohammad
    Hamoui, Anas A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 966 - 970
  • [49] A Split-Based Digital Background Calibration Technique in Pipelined ADCs
    Hung, Li-Han
    Lee, Tai-Cheng
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 855 - 859
  • [50] A Comprehensive Digital Calibration for Pipelined ADCs Using Cascaded Nonlinearity Correction
    Xiang, Yuguo
    Zhou, Dayan
    Song, Minjia
    Zhai, Danfeng
    Lan, Jingchao
    Ren, Junyan
    Ye, Fan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024,
12345