Digital calibration incorporating redundancy of flash ADCs

被引：49
|
作者：
Flynn, MP [1 ]
Donovan, C
Sattler, L
机构：
[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA
[2] Natl Univ Ireland Univ Coll Cork, Dept Microelect, Cork, Ireland
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 2003年 / 50卷 / 05期
关键词：
analog-to-digital conversion; analog redundancy; calibration; flash;
D O I：
10.1109/TCSII.2003.811435
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
As feature size and supply voltage shrink, digital calibration incorporating redundancy of flash analog-to-digital converters is becoming attractive. This new scheme allows accuracy to be achieved through the use of redundancy and reassignment, effectively decoupling analog performance from component matching. Very large comparator offsets (several LSBs) are tolerated, allowing the comparators to be small, fast and. power efficient. In this paper, we analyze this scheme and compare with it with more traditional approaches.
引用
收藏
页码：205 / 213
页数：9
相关论文
共 50 条
  • [21] Digital foreground calibration of capacitor mismatch for SAR ADCs
    Yeo, In-june
    Kim, Byoungho
    Chu, Myonglae
    Lee, Byung-geun
    ELECTRONICS LETTERS, 2014, 50 (20) : 1423 - 1424
  • [22] At Speed Digital Gain Error Calibration of Pipelined ADCs
    Ravi, Chithira
    Sarma, Vineeth
    Sahoo, Bibhudatta
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [23] A Threshold-Embedded Offset Calibration Technique for Folding Flash ADCs
    Tang, Tzu-Yi
    Zeng, Jhao-Wei
    Chen, Kevin
    Tsai, Tsung-Heng
    IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS 2013 (ISNE 2013), 2013,
  • [24] A Reference Voltage Interpolation-Based Calibration Method for Flash ADCs
    Chang, Hsuan-Yu
    Yang, Ching-Yuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1728 - 1738
  • [25] Incorporating fault tolerance in analog-to-digital converters (ADCs)
    Singh, M
    Koren, I
    PROCEEDING OF THE 2002 3RD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2002, : 286 - 291
  • [26] A Predetermined LMS Digital Background Calibration Technique for Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (09) : 841 - 845
  • [27] Digital Calibration of Elements Mismatch in Multirate Predictive SAR ADCs
    Mafi, Hamidreza
    Yargholi, Mostafa
    Yavari, Mohammad
    Mirabbasi, Shahriar
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (12) : 4571 - 4581
  • [28] A Fully Digital Calibration Technique for Nonlinearity Correction in Pipelined ADCs
    Montazerolgham, Mohammad Ali
    Moosazeadeh, Tohid
    Yavari, Mohammad
    2015 23RD IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 1296 - 1300
  • [29] Histogram Based Deterministic Digital Background Calibration for Pipelined ADCs
    Ravi, Chithira
    Rahul, T.
    Sahoo, Bibhudatta
    2014 27TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2014 13TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2014), 2014, : 569 - 574
  • [30] Digital Calibration Techniques for Interstage Gain Nonlinearity in Pipelined ADCs
    Fan, Chaojie
    Pan, Wenjie
    Wang, Ke
    Zhou, Jianjun
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
12345