New stacked chip-scale package

被引：0
|
作者：
不详
机构：
来源：
SOLID STATE TECHNOLOGY | 2001年 / 44卷 / 03期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：42 / 42
页数：1
相关论文
共 50 条
  • [21] An ultra-low-power physics package for a Chip-Scale Atomic Clock
    Mescher, MJ
    Lutwak, R
    Varghese, M
    Transducers '05, Digest of Technical Papers, Vols 1 and 2, 2005, : 311 - 316
  • [22] Thermal and Structural Analysis of a Suspended Physics Package for a Chip-Scale Atomic Clock
    Laws, A. D.
    Borwick, R., III
    Stupar, P.
    DeNatale, J.
    Lee, Y. C.
    JOURNAL OF ELECTRONIC PACKAGING, 2009, 131 (04) : 0410051 - 0410059
  • [23] Wafer-Level Assembly of Physics Package for Chip-Scale Atomic Clocks
    Guo, Ping
    Meng, Hongling
    Dan, Lin
    Zhao, Jianye
    IEEE SENSORS JOURNAL, 2022, 22 (07) : 6387 - 6398
  • [24] Improving the deflection of wire bonds in stacked chip scale package (CSP)
    Yao, YF
    Lin, TY
    Chua, KH
    MICROELECTRONICS RELIABILITY, 2003, 43 (12) : 2039 - 2045
  • [25] Improving the deflection of wire bonds in stacked chip scale package (CSP)
    Yao, YF
    Lin, TY
    Chua, KH
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1359 - 1363
  • [26] Finite Element Analysis of Copper Pillar Interconnect Stress of Flip-chip Chip-Scale Package
    Afripin, Amirul
    Carpenter, Burt
    Hauck, Torsten
    2021 22ND INTERNATIONAL CONFERENCE ON THERMAL, MECHANICAL AND MULTI-PHYSICS SIMULATION AND EXPERIMENTS IN MICROELECTRONICS AND MICROSYSTEMS (EUROSIME), 2021,
  • [27] Benchmarking chip-scale packages
    Tech-Lead Corp, Evergreen, United States
    Circ Assem, 6 (6pp):
  • [28] Chip-scale packaging primer
    Malatesta, James
    Bauer, Ron
    Printed Circuit Design, 2000, 17 (03):
  • [29] Assembly chip-scale packaging
    Young, James L.
    Advanced Packaging, 1996, 5 (01):
  • [30] Chip-scale GaN integration
    Li, K. H.
    Fu, W. Y.
    Choi, H. W.
    PROGRESS IN QUANTUM ELECTRONICS, 2020, 70
12345