共 50 条
- [43] Thermal fatigue performance of Sn-Ag-Cu chip-scale package with underfill MATERIALS SCIENCE AND ENGINEERING A-STRUCTURAL MATERIALS PROPERTIES MICROSTRUCTURE AND PROCESSING, 2008, 483-84 (464-468): : 464 - 468
- [46] On-chip high-Q inductor using wafer-level chip-scale package technology 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 173 - 176
- [47] Board level reliability of various stacked die chip scale package configurations 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 894 - 899
- [48] Heat transfer in a three dimensional stacked chip scale package (CSP) module TWENTY-THIRD ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 2007, 2007, : 244 - +
- [50] Wiresweep reduction via direct cavity injection during encapsulation of stacked chip-scale packages IPACK 2007: PROCEEDINGS OF THE ASME INTERPACK CONFERENCE 2007, VOL 1, 2007, : 887 - 894