Asynchronous parallel Genetic Algorithm for congestion-driven placement technique

被引：2

作者：

Yoshikawa, M ^{[1
]}

Terai, H ^{[1
]}

机构：

[1] Ritsumeikan Univ, Dept VLSI Syst Design, Kyoto, Japan

来源：

THIRD ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH, MANAGMENT AND APPLICATIONS, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/SERA.2005.23

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Deep-Sub-Micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, layout design has become the most important design phase. This paper discusses a novel congestion-driven placement technique based on asynchronous parallel Genetic Algorithm. The proposed algorithm has a two-level hierarchical structure. For selection control, new objective functions are introduced for wire congestion and chip area. Moreover, the two kind of parallel processing suitable for hierarchical processing is introduced for reduction of run time. Experimental results show improvement comparison with conventional layout technique.

引用

页码：130 / 136

页数：7

共 50 条

[31] Congestion-driven W-shape multilevel full-chip routing framework*
Yao, Hailong
Cai, Yici
Hong, Xianlong
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5447 - +
[32] An Asynchronous Parallel Genetic Algorithm for the Maximum Likelihood Phylogenetic Tree Search
Tsuji, Miwako
Sato, Mitsuhisa
Tanabe, Akifumi S.
Inagaki, Yuji
Hashimoto, Tetsuo
2012 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), 2012,
[33] A novel timing-driven placement using genetic algorithm
Yoshikawa, M
Terai, H
Fujita, T
Yamauchi, H
2003 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2003, : 237 - 242
[34] Congestion control for asynchronous parallel computing on workstation networks
Heddaya, A
Park, K
PARALLEL COMPUTING, 1997, 23 (13) : 1855 - 1875
[35] A parallel circuit-partitioned algorithm for timing driven cell placement
Chandy, JA
Banerjee, P
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 621 - 627
[36] A transistor placement technique using genetic algorithm and analytical programming
PGMICRO - Universidade Federal do Rio Grande do Sul, Porto Alegre
RS, Brazil
不详
IFIP Advances in Information and Communication Technology, 2007, (331-344)
[37] A transistor placement technique using genetic algorithm and analytical programming
Lazzari, Cristiano
Anghel, Lorena
Reis, Ricardo A. L.
VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 331 - +
[38] A New Parallel Asynchronous Cellular Genetic Algorithm for de Novo Genomic Sequencing
Pinel, Frederic
Dorronsoro, Bernabe
Bouvry, Pascal
2009 INTERNATIONAL CONFERENCE OF SOFT COMPUTING AND PATTERN RECOGNITION, 2009, : 178 - 183
[39] Symbiot: Congestion-driven Multi-resource Fairness for Multi-User Sensor Networks
Tahir, Yad
Yang, Shusen
Adeel, Usman
McCann, Julie
2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 654 - 659
[40] Congestion driven placement using an improved routing estimation model and a net-centric technique
Cheng, F
Mao, JF
Li, XC
2005 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2005, : 1240 - 1243

← 1 2 3 4 5 →