Asynchronous parallel Genetic Algorithm for congestion-driven placement technique

被引：2

作者：

Yoshikawa, M ^{[1
]}

Terai, H ^{[1
]}

机构：

[1] Ritsumeikan Univ, Dept VLSI Syst Design, Kyoto, Japan

来源：

THIRD ACIS INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING RESEARCH, MANAGMENT AND APPLICATIONS, PROCEEDINGS | 2005年

关键词：

D O I：

10.1109/SERA.2005.23

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Deep-Sub-Micron technology (DSM) of 0.18 micron and below enable the integration of logical circuits having more than 10 million gates. In such a DSM technology, layout design has become the most important design phase. This paper discusses a novel congestion-driven placement technique based on asynchronous parallel Genetic Algorithm. The proposed algorithm has a two-level hierarchical structure. For selection control, new objective functions are introduced for wire congestion and chip area. Moreover, the two kind of parallel processing suitable for hierarchical processing is introduced for reduction of run time. Experimental results show improvement comparison with conventional layout technique.

引用

页码：130 / 136

页数：7

共 50 条

[21] Congestion driven incremental placement algorithm for standard cell layout
Li, ZY
Wu, WM
Hong, XL
ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 723 - 728
[22] An asynchronous parallel disassembly planning based on genetic algorithm
Ren, Yaping
Zhang, Chaoyong
Zhao, Fu
Xiao, Huajun
Tian, Guangdong
EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2018, 269 (02) : 647 - 660
[23] Congestion driven quadratic placement
Parakh, PN
Brown, RB
Sakallah, KA
1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 1998, : 275 - 278
[24] Binary shortest path routing for congestion-driven max-min fairness
Cao, J
DCABES 2002, PROCEEDING, 2002, : 365 - 368
[25] A Parallel Genetic Algorithm Approach For Monitoring Devices Placement
Kseniya, Nechunaeva
Alexey, Rodionov
2017 INTERNATIONAL MULTI-CONFERENCE ON ENGINEERING, COMPUTER AND INFORMATION SCIENCES (SIBIRCON), 2017, : 186 - 189
[26] A multi-attribute congestion-driven approach for evaluation of power generation plans
Salehizadeh, Mohammad Reza
Rahimi-Kian, Ashkan
Oloomi-Buygi, Majid
INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2015, 25 (03): : 482 - 497
[27] Dynamic tree reconstruction with application to timing-constrained congestion-driven global routing
Yan, JT
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (02): : 117 - 129
[28] FUZZY CONGESTION-DRIVEN AND SENSITIVITY ANALYSIS BASED HEURISTIC TRANSMISSION EXPANSION PLANNING METHOD
Xie, Min
Chen, Jinfu
Duan, Xianzhong
ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2005, 5 (01): : 1323 - 1332
[29] Dynamic tree reconstruction with application to timing-constrained congestion-driven global routing
Yan, JT
Lee, CF
Chen, YH
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 147 - 152
[30] Genetic algorithm placement technique using hardware accelerator
Yoshikawa, Masaya
Terai, Hidekazu
3RD INT CONF ON CYBERNETICS AND INFORMATION TECHNOLOGIES, SYSTEMS, AND APPLICAT/4TH INT CONF ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 1, 2006, : 70 - 75

← 1 2 3 4 5 →