A transistor placement technique using genetic algorithm and analytical programming

被引:0
|
作者
PGMICRO - Universidade Federal do Rio Grande do Sul, Porto Alegre [1 ]
RS, Brazil
不详 [2 ]
机构
关键词
D O I
暂无
中图分类号
学科分类号
摘要
New technologies present a widely range of challenges in the design of standard-cell libraries, layout generation and validation of macro-blocks. Thus, the development of new tools being able to deal with these challenges is mandatory. This work presents a transistor placement technique using genetic algorithm associated to analytical programming. The genetic algorithm is used to reduce the search space of possible solutions while analytical equations are used to find out the position of each transistor in the layout.
引用
收藏
相关论文
共 50 条
  • [1] A transistor placement technique using genetic algorithm and analytical programming
    Lazzari, Cristiano
    Anghel, Lorena
    Reis, Ricardo A. L.
    VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 331 - +
  • [2] Genetic algorithm placement technique using hardware accelerator
    Yoshikawa, Masaya
    Terai, Hidekazu
    3RD INT CONF ON CYBERNETICS AND INFORMATION TECHNOLOGIES, SYSTEMS, AND APPLICAT/4TH INT CONF ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL 1, 2006, : 70 - 75
  • [3] Multiobjective distributed generation placement using fuzzy goal programming with genetic algorithm
    Kim, Kyu-Ho
    Song, Kyung-Bin
    Joo, Sung-Kwan
    Lee, Yu-Jeong
    Kim, Jin-O
    EUROPEAN TRANSACTIONS ON ELECTRICAL POWER, 2008, 18 (03): : 217 - 230
  • [4] Macrocell placement algorithm based on mathematical programming technique
    Wang, Kesheng
    Tang, Pushan
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao/Journal of Computer-Aided Design and Computer Graphics, 2002, 14 (05): : 413 - 416
  • [5] Global Density Smoothing Technique for Analytical Placement algorithm
    Liu, Dawei
    Zhou, Qiang
    Bian, Jinian
    Jia, Yanming
    2009 11TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN AND COMPUTER GRAPHICS, PROCEEDINGS, 2009, : 389 - 393
  • [6] A hierarchial parallel placement technique based on genetic algorithm
    Yoshikawa, M
    Terai, H
    5TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS, PROCEEDINGS, 2005, : 302 - 307
  • [7] Combined Genetic Algorithm and Neural Network Technique for Transistor Modeling
    Jarndal, Anwar
    2015 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, SIGNAL PROCESSING, AND THEIR APPLICATIONS (ICCSPA'15), 2015,
  • [8] Optimize TOD Placement using Genetic Algorithm
    Kim, NamHoon
    Sohn, Hong-Gyoo
    Jeon, Doe-Gyu
    Jang, Hyo-Seon
    2014 INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION AND INFORMATION SCIENCES (ICCAIS 2014), 2014, : 136 - 139
  • [9] Fuzzy goal programming using genetic algorithm
    Gen, M
    Ida, K
    Kim, J
    PROCEEDINGS OF 1997 IEEE INTERNATIONAL CONFERENCE ON EVOLUTIONARY COMPUTATION (ICEC '97), 1997, : 413 - 418
  • [10] Programming of memristor crossbars by using genetic algorithm
    Merrikh-Bayat, Farnood
    Shouraki, Saeed Bagheri
    WORLD CONFERENCE ON INFORMATION TECHNOLOGY (WCIT-2010), 2011, 3