FinFET source/drain profile optimization considering GIDL for low power applications

被引：1
|
作者：
Tanaka, K [1 ]
Takeuchi, K [1 ]
Hane, M [1 ]
机构：
[1] NEC Corp Ltd, Syst Devices Res Labs, Sagamihara, Kanagawa 2291198, Japan
来源：
SISPAD: 2005 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES | 2005年
关键词：
D O I：
10.1109/SISPAD.2005.201528
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We have investigated sub-50mn FinFET design to be used in low power applications, through 3D device simulations considering gate-induced drain leakage (GIDL). It is found that the body-tied structure is necessary for dopedchannel FinFET to reduce off-state current (I-off). For further reduction of I-off including GIDL, optimization of source/drain (S/D) profile characterized by lateral spread sigma and lateral offset delta is effective, and feasibility of S/D profile depends on channel doping concentration. By adjusting the concentration properly, I-off can be reduced for (sigma, delta) points in a wide range. In addition, sensitivity of drive current upon sigma and delta is found to be small.
引用
收藏
页码：283 / 286
页数：4
相关论文
共 50 条
  • [1] Source/drain optimization of double gate FinFET considering GIDL for low standby power devices
    Tanaka, Katsuhiko
    Takeuchi, Kiyoshi
    Hane, Masami
    IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 842 - 847
  • [2] Practical FinFET design considering GIDL for LSTP (low standby power) devices
    Tanaka, K
    Takeuchi, K
    Hane, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 1001 - 1004
  • [3] Impact of source/drain lateral straggle on GIDL current of low SS NC-FinFET
    Maurya, Ravindra Kumar
    Kumar, Vivek
    Saha, Rajesh
    Bhowmick, Brinda
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2024,
  • [4] Design of SOI FinFET on 32 nm technology node for low standby power (LSTP) operation considering gate-induced drain leakage (GIDL)
    Cho, Seongjae
    Lee, Jung Hoon
    O'uchi, Shinichi
    Endo, Kazuhiko
    Masahara, Meishoku
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1060 - 1065
  • [5] GIDL in Doped and Undoped FinFET Devices for Low-Leakage Applications
    Kerber, Pranita
    Zhang, Qintao
    Koswatta, Siyuranga
    Bryant, Andres
    IEEE ELECTRON DEVICE LETTERS, 2013, 34 (01) : 6 - 8
  • [6] Electrical characteristics of FinFET with vertically nonuniform source/drain doping profile
    Woo, DS
    Lee, JH
    Choi, WY
    Choi, BY
    Choi, YJ
    Lee, JD
    Park, BG
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2002, 1 (04) : 233 - 237
  • [7] Three-Dimensional FinFET Source/Drain and Contact Design Optimization Study
    Vega, Reinaldo A.
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (07) : 1483 - 1492
  • [8] In-Situ Boron Doped SiGe Epitaxy Optimization for Finfet Source/Drain
    Qi, Y.
    Peng, J.
    Lo, H-C
    Holt, J. R.
    Willemann, M.
    Gaire, C.
    Evans, S.
    Flanagan, P.
    Yu, H.
    Hu, O.
    Kennett, M.
    SIGE, GE, AND RELATED MATERIALS: MATERIALS, PROCESSING, AND DEVICES 7, 2016, 75 (08): : 265 - 272
  • [9] Doping profile optimisation in bulk FinFET channel and source/drain extension regions for low off-state leakage
    Zhang, Keke
    Liu, Yunfei
    Zhu, Huilong
    Zhao, Chao
    Ye, Tianchun
    Yin, Haizhou
    INTERNATIONAL JOURNAL OF NANOTECHNOLOGY, 2015, 12 (1-2) : 111 - 125
  • [10] Parasitic Capacitance and Resistance Model Development and Optimization of Raised Source/Drain SOI FinFET Structure for Analog Circuit Applications
    Jain, Neeraj
    Raj, Balwinder
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2018, 13 (04) : 531 - 539
12345