FinFET source/drain profile optimization considering GIDL for low power applications

被引：1
|
作者：
Tanaka, K [1 ]
Takeuchi, K [1 ]
Hane, M [1 ]
机构：
[1] NEC Corp Ltd, Syst Devices Res Labs, Sagamihara, Kanagawa 2291198, Japan
来源：
SISPAD: 2005 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES | 2005年
关键词：
D O I：
10.1109/SISPAD.2005.201528
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We have investigated sub-50mn FinFET design to be used in low power applications, through 3D device simulations considering gate-induced drain leakage (GIDL). It is found that the body-tied structure is necessary for dopedchannel FinFET to reduce off-state current (I-off). For further reduction of I-off including GIDL, optimization of source/drain (S/D) profile characterized by lateral spread sigma and lateral offset delta is effective, and feasibility of S/D profile depends on channel doping concentration. By adjusting the concentration properly, I-off can be reduced for (sigma, delta) points in a wide range. In addition, sensitivity of drive current upon sigma and delta is found to be small.
引用
收藏
页码：283 / 286
页数：4
相关论文
共 50 条
  • [21] Design of SRAM Cell using FinFET for Low Power Applications
    Vajeer, Shruthi
    Vallab, Lavanya
    Yada, Pravalika
    Vallem, Sharmila
    2024 7TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, ICDCS 2024, 2024, : 243 - 247
  • [22] FDSOI Floating Body Cell eDRAM Using Gate-Induced Drain-Leakage (GIDL) Write Current for High Speed and Low Power Applications
    Puget, Sophie
    Bossu, Germain
    Fenouillet-Beranger, Claire
    Perreau, Pierre
    Masson, Pascal
    Mazoyer, Pascale
    Lorenzini, Philippe
    Portal, Jean-Michel
    Bouchakour, Rachid
    Skotnicki, Thomas
    2009 IEEE INTERNATIONAL MEMORY WORKSHOP, 2009, : 28 - +
  • [23] Raised-Source/Drain Double-Gate Transistor Design Optimization for Low Operating Power
    Chen, Deirdre
    Jacobson, Zachery A.
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 1040 - 1045
  • [24] Negative Capacitance Junctionless FinFET for Low Power Applications: An Innovative Approach
    Shelja Kaushal
    Ashwani K. Rana
    Silicon, 2022, 14 : 6719 - 6728
  • [25] FinFET SRAM for high-performance low-power applications
    Joshi, RV
    Williams, RQ
    Nowak, E
    Kim, K
    Beintner, J
    Ludwig, T
    Aller, I
    Chuang, C
    ESSDERC 2004: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2004, : 69 - 72
  • [26] Negative Capacitance Junctionless FinFET for Low Power Applications: An Innovative Approach
    Kaushal, Shelja
    Rana, Ashwani K.
    SILICON, 2022, 14 (12) : 6719 - 6728
  • [27] Design of low power VCO using FinFET technology for biomedical applications
    Rani, M. Santhosh
    Vinothkumar, K.
    Krishnamoorthy, Raja
    Jayasankar, T.
    Prakash, N. B.
    Bharatiraja, C.
    MATERIALS TODAY-PROCEEDINGS, 2021, 45 : 2145 - 2151
  • [28] FinFET integrated low-power circuits for enhanced sensing applications
    Rigante, Sara
    Livi, Paolo
    Rusu, Alexandru
    Chen, Yihui
    Bazigos, Antonios
    Hierlemann, Andreas
    Ionescu, Adrian M.
    SENSORS AND ACTUATORS B-CHEMICAL, 2013, 186 : 789 - 795
  • [29] Variability aware FinFET SRAM cell with improved stability and power for low power applications
    Birla, Shilpi
    CIRCUIT WORLD, 2019, 45 (04) : 196 - 207
  • [30] A Novel Design of Low Power FINFET Adiabatic Circuits for VLSI Applications
    Madhuri
    Sunila, D.
    Venkatesh, G.
    Babu, M. Rajan
    2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 2, 2017, : 440 - 443
12345