FDSOI Floating Body Cell eDRAM Using Gate-Induced Drain-Leakage (GIDL) Write Current for High Speed and Low Power Applications

被引:0
|
作者
Puget, Sophie [1 ,2 ]
Bossu, Germain [2 ]
Fenouillet-Beranger, Claire [3 ]
Perreau, Pierre [1 ,3 ]
Masson, Pascal [4 ]
Mazoyer, Pascale [1 ]
Lorenzini, Philippe [4 ]
Portal, Jean-Michel [2 ]
Bouchakour, Rachid [2 ]
Skotnicki, Thomas [1 ]
机构
[1] STMicroelect, 850 Rue Jean Monnet, F-38926 Crolles, France
[2] Technopole Chateau Gomber, IM2NP, I-13545 Marseille, France
[3] CEA Grenoble, LETI, F-38054 Grenoble, France
[4] Univ Nice Sophia Antipolis, CNRS, LEAT, F-06560 Valbonne, France
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A Capacitorless IT-DRAM cell using gate-induced drain leakage (GIDL) current for write operation was demonstrated for the first time on FDSOI substrate, 9.5 mn silicon film and 19nm BOX. 20 nm gate scaling improves 20% memory effect amplitude. GIDL mechanism allows low bias, low power, fast write time and does not affect intrinsic retention time. A similar value of 10ms at 85 degrees C is obtained like for impact ionization (II) optimised devices.
引用
收藏
页码:28 / +
页数:2
相关论文
共 14 条
  • [1] A capacitorless 1T-DRAM technology using gate-induced drain-leakage (GIDL) current for low-power and high-speed embedded memory
    Yoshida, E
    Tanaka, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 692 - 697
  • [2] A Capacitor-less 1T-DRAM Cell with Vertical Surrounding Gates Using Gate-Induced Drain-Leakage (GIDL) Current
    Chung, Han Ki
    Jeong, Hoon
    Lee, Yeun Seung
    Song, Jae Young
    Kim, Jong Pil
    Kim, Sang Wan
    Park, Jae Hyun
    Lee, Jong Duk
    Shin, Hyungeheol
    Park, Byung-Gook
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 63 - +
  • [3] A design of a capacitorless 1T-DRAM cell using gate-induced drain leakage (GIDL) current for low-power and high-speed embedded memory
    Yoshida, E
    Tanaka, T
    2003 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 2003, : 913 - 916
  • [4] Wide-range and precise tissue impedance analysis circuit with ultralow current source using gate-induced drain-leakage current
    Kiyoyama, Koji
    Takezawa, Yoshiki
    Goto, Tatsuya
    Ito, Keita
    Uno, Shoma
    Shimokawa, Kenji
    Nishino, Satoru
    Kino, Hisashi
    Tanaka, Tetsu
    PROCEEDINGS OF 2016 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2016, : 304 - 307
  • [5] Design of SOI FinFET on 32 nm technology node for low standby power (LSTP) operation considering gate-induced drain leakage (GIDL)
    Cho, Seongjae
    Lee, Jung Hoon
    O'uchi, Shinichi
    Endo, Kazuhiko
    Masahara, Meishoku
    Park, Byung-Gook
    SOLID-STATE ELECTRONICS, 2010, 54 (10) : 1060 - 1065
  • [6] Investigation of gate-induced drain leakage (GIDL) current in thin body devices: Single-gate ultra-thin body, symmetrical double-gate, and asymmetrical double-gate MOSFETs
    Choi, YK
    Ha, D
    King, TJ
    Bokor, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 2073 - 2076
  • [8] A novel double offset-implanted source/drain technology for reduction of gate-induced drain-leakage with 0.12-μm single-gate low-power SRAM device
    Seo, SH
    Yang, WS
    Lee, HS
    Kim, MS
    Koh, KO
    Park, SH
    Kim, KT
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (12) : 719 - 721
  • [9] Ultrawide range square wave impedance analysis circuit with ultra-slow Ring-Oscillator using gate-induced drain-leakage current
    Takezawa, Yoshiki
    Kiyoyama, Koji
    Shimokawa, Kenji
    Qian, Zhengyang
    Kino, Hisashi
    Fukushima, Takafumi
    Tanaka, Tetsu
    2017 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2017,
  • [10] Analysis of gate-induced drain leakage characteristics and threshold voltage modulation of plasma-doped FinFETs for low-power applications
    Lee, Ji-myoung
    Cho, Keun Hwi
    Kim, Dong-won
    Chung, Ilsub
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2016, 55 (04)