System-Level Modeling Methodology of ESD Cable Discharge to Ethernet Transceiver Through Magnetics

被引:9
|
作者
Gan, Yingjie [1 ,2 ]
Xu, Xiaoying [1 ]
Maghlakelidze, Giorgi [2 ]
Yang, Suyu [2 ]
Huang, Wei [3 ]
Seol, ByongSu [4 ]
Pommerenke, David [2 ]
机构
[1] Wuhan Univ Technol, Wuhan 430070, Peoples R China
[2] Missouri Univ S&T, EMC Lab, Rolla, MO 65409 USA
[3] ESDEMC Technol LLC, Rolla, MO 65409 USA
[4] Samsung, Suwon 443742, South Korea
基金
美国国家科学基金会;
关键词
Cable discharge event (CDE); electrostatic discharge; Ethernet transmission line pulse (TLP); system efficient ESD design (SEED);
D O I
10.1109/TEMC.2016.2581884
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
When a charged cable is plugged into an Ethernet connector, a cable discharge event (CDE) will occur. Ethernet transceiver pins are often affected by CDE as they are usually unshielded. The discharge current couples via the transformer and common mode chokes to the physical layer-integrated circuit and may damage it. This paper describes a methodology for CDE system-level modeling in SPICE taking the cable geometry into account via full-wave modeling and cross-sectional analysis. A charged cable model, a nonlinear magnetics model, an Ethernet transceiver pin model, and the traces in the system are combined to create a complete model. An Ethernet system suffering cable discharge was selected to illustrate the methodology. The simulation is compared to measurements.
引用
收藏
页码:1407 / 1416
页数:10
相关论文
共 50 条
  • [31] A Hybrid System-Level Modeling and Simulation Methodology for Structurally Complex Microelectromechanical Systems
    Xu, Jinghui
    Yuan, Weizheng
    Xie, Jianbing
    Chang, Honglong
    Ma, Binghe
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2011, 20 (02) : 538 - 548
  • [32] The Reproducibility Improving Method of System-level ESD test Through Operating Program Workload Analysis
    Jin, JungHo
    Jeon, ChoongPyo
    Kim, JinHwan
    Hwang, YuChul
    2016 URSI ASIA-PACIFIC RADIO SCIENCE CONFERENCE (URSI AP-RASC), 2016, : 921 - 924
  • [33] Metrology & methodology of system level ESD testing
    Lin, D
    Pommerenke, D
    Barth, J
    Henry, LG
    Hyatt, H
    Hopkins, M
    Senko, G
    Smith, D
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 1998, : 29 - 39
  • [34] Metrology & methodology of system level ESD testing
    Lin, D
    Pommerenke, D
    Barth, J
    Henry, LG
    Hyatt, H
    Hopkins, M
    Senko, G
    Smith, D
    ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS - 1998, 1998, : 29 - 39
  • [35] System-Level Design for ESD Protection on Multiple IO Interfaces
    Wei, Pengyu
    Meiguni, Javad
    Pommerenke, David
    2018 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2018,
  • [36] New transient detection circuit for system-level ESD protection
    Yen, Cheng-Cheng
    Liao, Chi-Sheng
    Ker, Ming-Dou
    2008 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 180 - 183
  • [37] A Transient Event Sensor for Efficient System-Level ESD Testing
    Patnaik, Abhishek
    Marathe, Shubhankar
    Liu, Shun
    Pommerenke, David
    Beetner, Daryl G.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2018, 60 (05) : 1231 - 1239
  • [38] System-level ESD Failure Analysis Depending on Source Generators
    Jin, JungHo
    Jeon, ChoongPyo
    Kim, JinHwan
    Hwang, YuChul
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 289 - 291
  • [39] Early Evaluation of ESD Robustness of RF ICs on System-Level
    Scholz, Mirko
    zur Nieden, Friedrich
    2021 43RD ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2021,
  • [40] Statistical Learning of IC Models for System-Level ESD Simulation
    Xiong, Jie
    Chen, Zaichen
    Raginsky, Maxim
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2021, 63 (05) : 1302 - 1311