The Reproducibility Improving Method of System-level ESD test Through Operating Program Workload Analysis

被引:0
|
作者
Jin, JungHo [1 ]
Jeon, ChoongPyo [1 ]
Kim, JinHwan [1 ]
Hwang, YuChul [1 ]
机构
[1] Samsung Elect, Memory Div, Prod Qual Assurance Team, Hwaseong, South Korea
关键词
system-level ESD; reproducibility; variation; program; workload;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that the system-level ESD tests suffer from poor reproducibility. Reproducibility problems appear in various cases; in different systems and the different ESD guns, even if the ESD test conducted using the same systems and ESD guns. This paper is proposed the method which can improve the reproducibility of the system-level ESD test at the same system. The operating state of DRAM is very important factor to the ESD failure level by measuring the signals of memory modules during an ESD event. The soft failure is observed when there is a signal toggling during an ESD event. Through the experiment of program workload, it is confirmed there is a strong correlation between the program workload and the reproducibility of ESD test result. The reproducibility of the system-level ESD test can be improved by maximizing the program workload.
引用
收藏
页码:921 / 924
页数:4
相关论文
共 50 条
  • [1] Custom Test Chip for System-level ESD Investigations
    Thomson, Nicholas
    Xiu, Yang
    Mertens, Robert
    Keel, Min-Sun
    Rosenbaum, Elyse
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [2] Improving mobile device security with operating system-level virtualization
    Wessel, Sascha
    Huber, Manuel
    Stumpf, Frederic
    Eckert, Claudia
    COMPUTERS & SECURITY, 2015, 52 : 207 - 220
  • [3] Improving Mobile Device Security with Operating System-Level Virtualization
    Wessel, Sascha
    Stumpf, Frederic
    Herdt, Ilja
    Eckert, Claudia
    SECURITY AND PRIVACY PROTECTION IN INFORMATION PROCESSING SYSTEMS, 2013, 405 : 148 - 161
  • [4] System-level ESD Failure Analysis Depending on Source Generators
    Jin, JungHo
    Jeon, ChoongPyo
    Kim, JinHwan
    Hwang, YuChul
    2016 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2016, : 289 - 291
  • [5] S-Parameter Based Modeling of System-level ESD Test Bed
    Xiu, Yang
    Thomson, Nicholas
    Mertens, Robert
    Rosenbaum, Elyse
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
  • [6] Failure of on-chip power-fall ESD clamp circuits during system-level ESD test
    Yen, Cheng-Cheng
    Ker, Ming-Dou
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 598 - +
  • [7] A Study on Transmission Line Modeling Method for System-level ESD Stress Simulation
    Yoshida, Takahiro
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 577 - 580
  • [8] Improving Microcontroller (MCU) Immunity Performance to System-Level ESD/EFT Testing through PCB System Co-Design Methodology
    Murugan, Rajen
    Chen, Jie
    Mi, Minhong
    Basile, Bart
    Park, Jae
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [9] Modeling of the Test-Fixture/Horizontal Coupling Plane Interaction in System-Level ESD Test Setups
    Tazzoli, Augusto
    Malobabic, Slavica
    Vashchenko, Vladislav
    2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
  • [10] The democratic peace research program and system-level analysis
    Harrison, Ewan
    JOURNAL OF PEACE RESEARCH, 2010, 47 (02) : 155 - 165