The Reproducibility Improving Method of System-level ESD test Through Operating Program Workload Analysis

被引:0
|
作者
Jin, JungHo [1 ]
Jeon, ChoongPyo [1 ]
Kim, JinHwan [1 ]
Hwang, YuChul [1 ]
机构
[1] Samsung Elect, Memory Div, Prod Qual Assurance Team, Hwaseong, South Korea
关键词
system-level ESD; reproducibility; variation; program; workload;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that the system-level ESD tests suffer from poor reproducibility. Reproducibility problems appear in various cases; in different systems and the different ESD guns, even if the ESD test conducted using the same systems and ESD guns. This paper is proposed the method which can improve the reproducibility of the system-level ESD test at the same system. The operating state of DRAM is very important factor to the ESD failure level by measuring the signals of memory modules during an ESD event. The soft failure is observed when there is a signal toggling during an ESD event. Through the experiment of program workload, it is confirmed there is a strong correlation between the program workload and the reproducibility of ESD test result. The reproducibility of the system-level ESD test can be improved by maximizing the program workload.
引用
收藏
页码:921 / 924
页数:4
相关论文
共 50 条
  • [21] Transient Voltage Suppressor (TVS) on Signal Integrity of Microelectronics System with CMOS ICs under System-Level ESD Test
    Shen, Yu-Shu
    Ker, Ming-Dou
    Jiang, Hsin-Chin
    2020 IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2020,
  • [22] Measurement and Analysis of System-Level ESD-Induced Jitter in a Delay-Locked Loop
    Jeong, Myeongjo
    Shin, Minchul
    Kim, Jinwoo
    Seung, Manho
    Lee, Seokkiu
    Kim, Jingook
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (05) : 1840 - 1851
  • [23] Analysis and Design of Integrated Voltage Regulators for Supply Noise Rejection During System-Level ESD
    Xiu, Yang
    Rosenbaum, Elyse
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4199 - 4210
  • [24] Latchup-like failure of power-rail ESD clamp circuits in CMOS integrated circuits under system-level ESD test
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 828 - 831
  • [25] A System-Level Calibration Method for SINS Based on Observability Analysis
    Zhao, Guiling
    Li, Qi
    Liang, Weidong
    Zhao, Hongxing
    IEEE SENSORS JOURNAL, 2024, 24 (20) : 32871 - 32883
  • [26] Measurement and Analysis of Statistical IC Operation Errors in a Memory Module Due to System-Level ESD Noise
    Park, Myungjoon
    Park, Junsik
    Choi, Joungcheul
    Kim, Jinwoo
    Jeong, Seonghoon
    Seung, Manho
    Lee, Seokkiu
    Kim, Jingook
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2019, 61 (01) : 29 - 39
  • [27] Empirical Analysis of System-Level Vulnerability Metrics through Actual Attacks
    Holm, Hannes
    Ekstedt, Mathias
    Andersson, Dennis
    IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2012, 9 (06) : 825 - 837
  • [28] Physical mechanism and device simulation on transient-induced latchup in CMOS ICs under system-level ESD test
    Ker, MD
    Hsu, SF
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (08) : 1821 - 1831
  • [29] PV system reliability program at Sandia National Labs: From material-level to system-level analysis
    Lavrova, Olga
    RELIABILITY OF PHOTOVOLTAIC CELLS, MODULES, COMPONENTS, AND SYSTEMS VIII, 2015, 9563
  • [30] System-level hazard analysis using the sequence-tree method
    Huang, Hui-Wen
    Shih, Chunkuan
    Yih, Swu
    Chen, Ming-Huei
    ANNALS OF NUCLEAR ENERGY, 2008, 35 (03) : 353 - 362