The Reproducibility Improving Method of System-level ESD test Through Operating Program Workload Analysis

被引:0
|
作者
Jin, JungHo [1 ]
Jeon, ChoongPyo [1 ]
Kim, JinHwan [1 ]
Hwang, YuChul [1 ]
机构
[1] Samsung Elect, Memory Div, Prod Qual Assurance Team, Hwaseong, South Korea
关键词
system-level ESD; reproducibility; variation; program; workload;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
It is well known that the system-level ESD tests suffer from poor reproducibility. Reproducibility problems appear in various cases; in different systems and the different ESD guns, even if the ESD test conducted using the same systems and ESD guns. This paper is proposed the method which can improve the reproducibility of the system-level ESD test at the same system. The operating state of DRAM is very important factor to the ESD failure level by measuring the signals of memory modules during an ESD event. The soft failure is observed when there is a signal toggling during an ESD event. Through the experiment of program workload, it is confirmed there is a strong correlation between the program workload and the reproducibility of ESD test result. The reproducibility of the system-level ESD test can be improved by maximizing the program workload.
引用
收藏
页码:921 / 924
页数:4
相关论文
共 50 条
  • [31] Improving Fairness in a Large Scale HTC System Through Workload Analysis and Simulation
    Azevedo, Frederic
    Klusacek, Dalibor
    Suter, Frederic
    EURO-PAR 2019: PARALLEL PROCESSING, 2019, 11725 : 129 - 141
  • [32] System-level analysis method of electromagnetic effects on an electronic system containing nonlinear components
    Wang, Tianle
    Yan, Liping
    Zhao, Xiang
    Zhao, Qiang
    Zhou, Haijing
    Huang, Kama
    Qiangjiguang Yu Lizishu/High Power Laser and Particle Beams, 2014, 26 (07):
  • [33] Investigation and Design of On-Chip Power-Rail ESD Clamp Circuits Without Suffering Latchup-Like Failure During System-Level ESD Test
    Ker, Ming-Dou
    Yen, Cheng-Cheng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2008, 43 (11) : 2533 - 2545
  • [34] Evaluation on board-level noise filter networks to suppress transient-induced latchup in CMOS ICs under system-level ESD test
    Ker, MD
    Hsu, SF
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2006, 48 (01) : 161 - 171
  • [35] System Model Optimization through Functional Models Execution: Methodology and Application to System-level Analysis
    Becherini, Francesco
    Cencetti, Michele
    Pasquinelli, Mauro
    2012 IEEE 21ST INTERNATIONAL WORKSHOP ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES (WETICE), 2012, : 292 - 297
  • [36] System-level reliability sensitivity analysis by using weighted average simulation method
    Rashki, Mohsen
    Moghaddam, Mehdi Azhdary
    Miri, Mahmoud
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2019, 35 (06) : 1826 - 1845
  • [37] A Fast Electromagnetic Effects Analysis Method at System-level Considering Nonlinear Modules
    Yan, Liping
    Zhao, Xiang
    Liu, Qiang
    Zhou, Haijing
    2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 513 - 516
  • [38] Improving nutrition care and intake for older hospital patients through system-level dietary and mealtime interventions
    Young, Adrienne M.
    Banks, Merrilyn D.
    Mudge, Alison M.
    CLINICAL NUTRITION ESPEN, 2018, 24 : 140 - 147
  • [39] Design Space Pruning through Hybrid Analysis in System-level Design Space Exploration
    Piscitelli, Roberta
    Pimentel, Andy D.
    DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 781 - 786
  • [40] Training Large Language Models for System-Level Test Program Generation Targeting Non-functional Properties
    Schwachhofer, Denis
    Domanski, Peter
    Becker, Steffen
    Wagner, Stefan
    Sauer, Matthias
    Pflueger, Dirk
    Polian, Ilia
    IEEE EUROPEAN TEST SYMPOSIUM, ETS 2024, 2024,