System-Level Modeling Methodology of ESD Cable Discharge to Ethernet Transceiver Through Magnetics

被引：9

作者：

Gan, Yingjie ^{[1
,2
]}

Xu, Xiaoying ^{[1
]}

Maghlakelidze, Giorgi ^{[2
]}

Yang, Suyu ^{[2
]}

Huang, Wei ^{[3
]}

Seol, ByongSu ^{[4
]}

Pommerenke, David ^{[2
]}

机构：

[1] Wuhan Univ Technol, Wuhan 430070, Peoples R China

[2] Missouri Univ S&T, EMC Lab, Rolla, MO 65409 USA

[3] ESDEMC Technol LLC, Rolla, MO 65409 USA

[4] Samsung, Suwon 443742, South Korea

来源：

IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY | 2016年 / 58卷 / 05期

基金：

美国国家科学基金会;

关键词：

Cable discharge event (CDE); electrostatic discharge; Ethernet transmission line pulse (TLP); system efficient ESD design (SEED);

D O I：

10.1109/TEMC.2016.2581884

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

When a charged cable is plugged into an Ethernet connector, a cable discharge event (CDE) will occur. Ethernet transceiver pins are often affected by CDE as they are usually unshielded. The discharge current couples via the transformer and common mode chokes to the physical layer-integrated circuit and may damage it. This paper describes a methodology for CDE system-level modeling in SPICE taking the cable geometry into account via full-wave modeling and cross-sectional analysis. A charged cable model, a nonlinear magnetics model, an Ethernet transceiver pin model, and the traces in the system are combined to create a complete model. An Ethernet system suffering cable discharge was selected to illustrate the methodology. The simulation is compared to measurements.

引用

页码：1407 / 1416

页数：10

共 50 条

[41] An On-die Oscilloscope for System-Level ESD Noise Monitoring
Lee, Wooryong
Park, Junsik
Kim, Jingook
Ryu, Chunghyun
Lee, Jongsung
Kang, Bonggyu
Bae, Bumhee
2019 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL AND POWER INTEGRITY (EMC+SIPI), 2019, : 156 - 160
[42] Triggering of Transient Latch-up by System-Level ESD
Brodbeck, Tilo
Stadler, Wolfgang
Baumann, Christian
Esmark, Kai
Domanski, Krzysztof
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2011, 11 (04) : 509 - 515
[43] Application Level Investigation of System-Level ESD-Induced Soft Failures
Vora, Sandeep
Jiang, Rui
Vasudevan, Shobha
Rosenbaum, Elyse
2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
[44] A Cost-Effective Structure for Secondary Discharge Control to Improve System-Level ESD Immunity of a Mobile Product
Park, Junsik
Lee, Jongsung
Jo, Cheolgu
Seol, Byongsu
Kim, Jingook
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (01) : 285 - 290
[45] Is a unified methodology for system-level design possible?
Sangiovanni-Vincentelli, Alberto
IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (04): : 346 - 357
[46] Modeling of the Test-Fixture/Horizontal Coupling Plane Interaction in System-Level ESD Test Setups
Tazzoli, Augusto
Malobabic, Slavica
Vashchenko, Vladislav
2014 36TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2014,
[47] System-level modeling environment: MLDesigner
Agarwal, Ankur
Iskander, Cyril-Daniel
Shankar, Ravi
Haraza-Lup, Georgiana
2008 2ND ANNUAL IEEE SYSTEMS CONFERENCE, 2008, : 396 - +
[48] System Model Optimization through Functional Models Execution: Methodology and Application to System-level Analysis
Becherini, Francesco
Cencetti, Michele
Pasquinelli, Mauro
2012 IEEE 21ST INTERNATIONAL WORKSHOP ON ENABLING TECHNOLOGIES: INFRASTRUCTURE FOR COLLABORATIVE ENTERPRISES (WETICE), 2012, : 292 - 297
[49] System-level simulation modeling with MLDesigner
Schorcht, G
Troxel, I
Farhangian, K
Unger, P
Zinn, D
Mick, CK
George, A
Salzwedel, H
PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, 2003, : 207 - 212
[50] Communication Modeling for System-Level Design
Kahng, Andrew B.
Samadi, Kambiz
ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143

← 1 2 3 4 5 →