Assessment of Heterojunction SiGe Tunnel-FET for Low-Power Digital Circuits

被引：0
|
作者：
Maiti, C. K. [1 ]
Dash, T. P. [1 ]
Das, S. [1 ]
机构：
[1] Siksha O Anusandhan Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, Odisha, India
来源：
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC) | 2017年
关键词：
Heterostructure Tunnel FET; strained-SiGe; Heterogeneous Integration; TRANSISTORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
To overcome the fundamental limitations of conventional MOSFETs, tunneling field effect transistors (TFETs) with strained-SiGe channel (via heterogeneous integration) may be used and is demonstrated using simulation. We mainly focus on the design and implementation of silicon germanium based tunnel field effect transistor, aiming to reduce the device operation voltage down to below 0.5V. Performance improvement in drain current as high as 200% has been achieved.
引用
收藏
页码：336 / 340
页数：5
相关论文
共 50 条
  • [1] Assessment of InAs/AlGaSb Tunnel-FET Virtual Technology Platform for Low-Power Digital Circuits
    Strangio, Sebastiano
    Palestri, Pierpaolo
    Lanuzza, Marco
    Crupi, Felice
    Esseni, David
    Selmi, Luca
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (07) : 2749 - 2756
  • [2] Device and Circuit-Level Assessment of GaSb/Si Heterojunction Vertical Tunnel-FET for Low-Power Applications
    Tripathy, Manas Ranjan
    Singh, Ashish Kumar
    Samad, A.
    Chander, Sweta
    Baral, Kamalaksha
    Singh, Prince Kumar
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (03) : 1285 - 1292
  • [3] Exploring the Feasibility of Implementing Negative-Capacitance Tunnel-FET (NC-TFET) in Low-Power Digital Circuits
    Guha, Sourav
    Pachal, Prithviraj
    PROCEEDINGS OF 3RD IEEE CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2022), 2022, : 1 - 4
  • [4] Perspective of tunnel-FET for future low-power technology nodes
    Verhulst, A. S.
    Verreck, D.
    Smets, Q.
    Kao, K-H.
    Van de Put, M.
    Rooyackers, R.
    Soree, B.
    Vandooren, A.
    De Meyer, K.
    Groeseneken, G.
    Heyns, M. M.
    Mocuta, A.
    Collaert, N.
    Thean, A. V-Y.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [5] Vertical Tunnel-FET Analysis for Excessive Low Power Digital Applications
    Singh, Shailendra
    Raj, Balwinder
    2018 FIRST INTERNATIONAL CONFERENCE ON SECURE CYBER COMPUTING AND COMMUNICATIONS (ICSCCC 2018), 2018, : 192 - 197
  • [6] Steep Subthreshold Slope n- and p-Type Tunnel-FET Devices for Low-Power and Energy-Efficient Digital Circuits
    Khatami, Yasin
    Banerjee, Kaustav
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2009, 56 (11) : 2752 - 2761
  • [7] Design of Tunnel FET based Low Power Digital Circuits
    Kamal, Akhila
    Bindu, B.
    18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
  • [8] Early Assessment of Tunnel-FET for Energy-Efficient Logic Circuits
    Crupil, Felice
    Strangiol, Sebastiano
    Palestri, Pierpaolo
    Lanuzzal, Marco
    Esseni, David
    2016 13TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2016, : 27 - 30
  • [9] Insights Into the Design and Optimization of Tunnel-FET Devices and Circuits
    Pal, Ashish
    Sachid, Angada B.
    Gossner, Harald
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (04) : 1045 - 1053
  • [10] Heterojunction Negative-Capacitance Tunnel-FET as a Promising Candidate for Sub-0.4V VDD Digital Logic Circuits
    Guha, Sourav
    Pachal, Prithviraj
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2021, 20 : 576 - 583
12345