Assessment of Heterojunction SiGe Tunnel-FET for Low-Power Digital Circuits

被引：0
|
作者：
Maiti, C. K. [1 ]
Dash, T. P. [1 ]
Das, S. [1 ]
机构：
[1] Siksha O Anusandhan Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, Odisha, India
来源：
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON 2017 DEVICES FOR INTEGRATED CIRCUIT (DEVIC) | 2017年
关键词：
Heterostructure Tunnel FET; strained-SiGe; Heterogeneous Integration; TRANSISTORS;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
To overcome the fundamental limitations of conventional MOSFETs, tunneling field effect transistors (TFETs) with strained-SiGe channel (via heterogeneous integration) may be used and is demonstrated using simulation. We mainly focus on the design and implementation of silicon germanium based tunnel field effect transistor, aiming to reduce the device operation voltage down to below 0.5V. Performance improvement in drain current as high as 200% has been achieved.
引用
收藏
页码：336 / 340
页数：5
相关论文
共 50 条
  • [31] Improved Switching and Analog/RF Behaviour of SiGe Heterojunction Dielectric Modulated Dual Material Nano Silicon Tunnel FET for Low Power Applications
    Vedvrat, Mohd Yusuf
    Yasin, Mohd Yusuf
    Gupta, Vidyadhar
    Pandey, Digvijay
    SILICON, 2024, 16 (03) : 1297 - 1308
  • [32] Efficiency of low-power design techniques in multi-gate FET CMOS circuits
    Pacha, C.
    von Arnim, K.
    Bauer, F.
    Schulz, T.
    Xiong, W.
    San, K. T.
    Marshall, A.
    Baumann, T.
    Cleavelin, C. -R.
    Schruefer, K.
    Berthold, J.
    ESSCIRC 2007: PROCEEDINGS OF THE 33RD EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2007, : 111 - +
  • [33] Efficiency of low-power design techniques in multi-gate FET CMOS circuits
    Pacha, C.
    von Arnim, K.
    Bauer, F.
    Schulz, T.
    Xiong, W.
    San, K. T.
    Marshall, A.
    Baumann, T.
    Cleavelin, C. -R.
    Schruefer, K.
    Berthold, J.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 111 - +
  • [34] Implementing a Single Gate Heterostructure Tunnel FET as a Low-Power Photosensor with Improved Sensitivity
    Panda, Shwetapadma
    Dash, Sidhartha
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (12)
  • [35] Recent progress on negative capacitance tunnel FET for low-power applications: Device perspective
    Upadhyay, Abhishek Kumar
    Rahi, Shiromani Balmukund
    Tayal, Shubham
    Song, Young Suh
    MICROELECTRONICS JOURNAL, 2022, 129
  • [36] POWER RAIL LOGIC - A LOW-POWER LOGIC STYLE FOR DIGITAL GAAS CIRCUITS
    CHANDNA, A
    BROWN, RB
    PUTTI, D
    KIBLER, CD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (10) : 1096 - 1100
  • [37] Low-power radio-frequency SiGe analog-to-digital converter
    Thompson, WL
    Hall, WG
    Piepmeier, JR
    Johnson-Bey, CT
    IGARSS 2003: IEEE INTERNATIONAL GEOSCIENCE AND REMOTE SENSING SYMPOSIUM, VOLS I - VII, PROCEEDINGS: LEARNING FROM EARTH'S SHAPES AND SIZES, 2003, : 503 - 505
  • [38] RADIATION EFFECTS ON LOW-POWER SCHOTTKY DIGITAL INTEGRATED-CIRCUITS
    COOPER, MS
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1976, 23 (01) : 853 - 859
  • [39] Genetic synthesis techniques for low-power digital signal processing circuits
    Univ of Wales Cardiff, Cardiff, United Kingdom
    IEE Colloq Dig, 29 (var paging):
  • [40] A Low-Power Time-to-Digital Converter for Sensor Interface Circuits
    Rostami, Mohammad Saleh
    Saberi, Mehdi
    Maymandi-Nejad, Mohammad
    Sawan, Mohamad
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 2853 - 2857
12345