Some initial explorations into the hierarchical multi-core chip design space for HPC systems

被引：1
|
作者：
Kogge, Peter M. [1 ]
机构：
[1] Univ Notre Dame, Notre Dame, IN 46556 USA
来源：
INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS | 2007年
关键词：
D O I：
10.1109/IWIA.2007.9
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Multi-core designs have emerged as the dominant trend for commodity and high performance microprocessor chips, in virtually all market segments. This includes the high performance supercomputing arena. Using a particular HPC system as a baseline, this paper performs some initial explorations of how the constraints of chip technology, system-imposed memory and bandwidth, and application characteristics may govern the performance achievable from future HPC systems.
引用
收藏
页码：3 / 10
页数：8
相关论文
共 50 条
  • [1] Performance explorations of multi-core network on chip router
    Saravanakumar, U.
    Rangarajan, R.
    International Journal of Simulation: Systems, Science and Technology, 2012, 13 (01): : 36 - 42
  • [2] The Effect of Multi-core on HPC Applications in Virtualized Systems
    Han, Jaeung
    Ahn, Jeongseob
    Kim, Changdae
    Kwon, Youngjin
    Choi, Young-ri
    Huh, Jaehyuk
    EURO-PAR 2010 PARALLEL PROCESSING WORKSHOPS, 2011, 6586 : 615 - 623
  • [3] Simulation Environment for Design and Verification of Network-on-Chip and Multi-core Systems
    Khan, Gul N.
    Dumitriu, Victor
    2009 IEEE INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS & SIMULATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS (MASCOTS), 2009, : 403 - 411
  • [4] Design and Chip Implementation of a Heterogeneous Multi-core DSP
    Chen, Shuming
    Chen, Xiaowen
    Xu, Yi
    Wan, Jianghua
    Lu, Jianzhuang
    Liu, Xiangyuan
    Chen, Shenggang
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [5] Nested parallelism for multi-core HPC systems using Java']Java
    Shafi, Aamir
    Carpenter, Bryan
    Baker, Mark
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2009, 69 (06) : 532 - 545
  • [6] Work Stealing for Multi-core HPC Clusters
    Ravichandran, Kaushik
    Lee, Sangho
    Pande, Santosh
    EURO-PAR 2011 PARALLEL PROCESSING, PT 1, 2011, 6852 : 205 - 217
  • [7] Wireless Network-on-Chip: A New Era in Multi-Core Chip Design
    Deb, Sujay
    Mondal, Hemanta Kumar
    PROCEEDINGS OF THE 2014 25TH IEEE INTERNATIONAL SYMPOSIUM ON RAPID SYSTEM PROTOTYPING (RSP): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2014, : 59 - 64
  • [8] Reliable network-on-chip design for multi-core system-on-chip
    Kuei-Chung Chang
    The Journal of Supercomputing, 2011, 55 : 86 - 102
  • [9] Reliable network-on-chip design for multi-core system-on-chip
    Chang, Kuei-Chung
    JOURNAL OF SUPERCOMPUTING, 2011, 55 (01): : 86 - 102
  • [10] Hierarchical Memory System Design for a Heterogeneous Multi-core Processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1504 - 1508
12345