Some initial explorations into the hierarchical multi-core chip design space for HPC systems

被引：1
|
作者：
Kogge, Peter M. [1 ]
机构：
[1] Univ Notre Dame, Notre Dame, IN 46556 USA
来源：
INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS | 2007年
关键词：
D O I：
10.1109/IWIA.2007.9
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Multi-core designs have emerged as the dominant trend for commodity and high performance microprocessor chips, in virtually all market segments. This includes the high performance supercomputing arena. Using a particular HPC system as a baseline, this paper performs some initial explorations of how the constraints of chip technology, system-imposed memory and bandwidth, and application characteristics may govern the performance achievable from future HPC systems.
引用
收藏
页码：3 / 10
页数：8
相关论文
共 50 条
  • [21] A Network-on-Chip for Radiation Tolerant, Multi-core FPGA Systems
    Hogan, Justin A.
    Weber, Raymond J.
    LaMeres, Brock J.
    2014 IEEE AEROSPACE CONFERENCE, 2014,
  • [22] Hierarchical Fault Simulation of Deep Neural Networks on Multi-Core Systems
    Karami, Masoomeh
    Haghbayan, Mohammad-Hashem
    Ebrahimi, Masoumeh
    Miele, Antonio
    Tenhunen, Hannu
    Plosila, Juha
    2021 IEEE EUROPEAN TEST SYMPOSIUM (ETS 2021), 2021,
  • [23] Network Group Partition and Core Placement Optimization for Neuromorphic Multi-Core and Multi-Chip Systems
    Yang, Yukuan
    Fan, Qihang
    Yan, Tianyi
    Pei, Jing
    Li, Guoqi
    IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTATIONAL INTELLIGENCE, 2024, 8 (06): : 3966 - 3981
  • [24] MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures
    Silvano, Cristina
    Fornaciari, William
    Palermo, Gianluca
    Zaccaria, Vittorio
    Castro, Fabrizio
    Martinez, Marcos
    Bocchio, Sara
    Zafalon, Roberto
    Avasare, Prabhat
    Vanmeerbeeck, Geert
    Ykman-Couvreur, Chantal
    Wouters, Maryse
    Kavka, Carlos
    Onesti, Luka
    Turco, Alessandro
    Bondi, Umberto
    Mariani, Giovanni
    Posadas, Hector
    Villar, Eugenio
    Wu, Chris
    Fan Dongrui
    Hao, Zhang
    Tang Shibin
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 488 - 493
  • [25] ESL Design and Multi-Core Validation using the System-on-Chip Environment
    Chen, Weiwei
    Han, Xu
    Domer, Rainer
    2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 142 - 147
  • [26] On the design, control, and use of a reconfigurable heterogeneous multi-core system-on-a-chip
    Kwok, Tyrone Tai-On
    Kwok, Yu-Kwong
    2008 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-8, 2008, : 403 - 413
  • [27] Reconfigurable Network-on-Chip Design for Heterogeneous Multi-core System Architecture
    Shen, Jih-Sheng
    Hsiung, Pao-Ann
    Lu, Juin-Ming
    2014 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS), 2014, : 523 - 526
  • [28] A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip Design
    Beretta, Ivan
    Rana, Vincenzo
    Atienza, David
    Sciuto, Donatella
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (08) : 1211 - 1224
  • [29] An on-chip communication mechanism design in the embedded heterogeneous multi-core architecture
    Yan, Like
    Shi, Qingsong
    Chen, Tianzhou
    Chen, Guobing
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL CONFERENCE ON NETWORKING, SENSING AND CONTROL, VOLS 1 AND 2, 2008, : 1842 - 1845
  • [30] The impact of multi-core architectures on design of chip-level interconnect networks
    Sekar, Deepak C.
    Meindl, James D.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 123 - +
12345