Low Power and Low Area CMOS Capacitance Multiplier

被引：0
|
作者：
Bonteanu, Gabriel [1 ]
Cracan, Arcadie [1 ]
机构：
[1] Gheorghe Asachi Tech Univ Iasi, Iasi, Romania
来源：
CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE | 2018年
关键词：
MOS capacitor; capacitance multiplier; adjustable capacitor; low power; relaxation oscillator;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low power and low area voltage mode CMOS capacitance multiplication technique is presented. The multiplication factor is conveniently given by the transconductance ratio of two transistors, thereby improving the immunity to process and temperature variations. A low power wide range adjustable relaxation oscillator is presented as application.
引用
收藏
页码：161 / 164
页数：4
相关论文
共 50 条
  • [1] A low-power CMOS analog multiplier
    Chen, CH
    Li, Z
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (02) : 100 - 104
  • [2] Low-power low-noise CMOS analogue multiplier
    Li, Z.
    Chen, C.
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2006, 153 (03): : 261 - 267
  • [3] Capacitance multiplier with large multiplication factor, high accuracy, and low power and silicon area for floating applications
    Padilla-Cantoya, Ivan
    Rizo-Dominguez, Luis
    Molinar-Solis, Jesus E.
    IEICE ELECTRONICS EXPRESS, 2018, 15 (03):
  • [4] Low Parasitic Capacitance and Low-Power CMOS Capacitive Fingerprint Sensor
    Sheu, Meng-Lieh
    Hsu, Wei-Hung
    Huang, Yuan-Chang
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2010, 26 (02) : 585 - 595
  • [5] An Efficient Architecture for Accurate and Low Power CMOS Analog Multiplier
    Aghaei, Tohid
    Saatlo, Ali Naderi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2021, 30 (03)
  • [6] Multiplier Structures for Low Power Applications in Deep-CMOS
    Baran, Dursun
    Aktan, Mustafa
    Oklobdzija, Vojin G.
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1061 - 1064
  • [7] Low Power Optimized Array Multiplier with Reduced Area
    Devi, Padma
    Singh, Gurinder Pal
    Singh, Balwinder
    HIGH PERFORMANCE ARCHITECTURE AND GRID COMPUTING, 2011, 169 : 224 - +
  • [8] Low Power & Area Multiplier for Deep Learning Applications
    Morankar, Gouri
    BIOSCIENCE BIOTECHNOLOGY RESEARCH COMMUNICATIONS, 2020, 13 (14): : 448 - 451
  • [9] Design of low-power low-area asynchronous iterative multiplier
    You, Heng
    Hei, Yong
    Yuan, Jia
    Tang, Weidi
    Bai, Xu
    Qiao, Shushan
    IEICE ELECTRONICS EXPRESS, 2019, 16 (11)
  • [10] Low-voltage low-power CMOS RF four-quadrant multiplier
    Salama, MK
    Soliman, AM
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2003, 57 (01) : 74 - 78
12345