Low Power and Low Area CMOS Capacitance Multiplier

被引：0

作者：

Bonteanu, Gabriel ^{[1
]}

Cracan, Arcadie ^{[1
]}

机构：

[1] Gheorghe Asachi Tech Univ Iasi, Iasi, Romania

来源：

CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE | 2018年

关键词：

MOS capacitor; capacitance multiplier; adjustable capacitor; low power; relaxation oscillator;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low power and low area voltage mode CMOS capacitance multiplication technique is presented. The multiplication factor is conveniently given by the transconductance ratio of two transistors, thereby improving the immunity to process and temperature variations. A low power wide range adjustable relaxation oscillator is presented as application.

引用

页码：161 / 164

页数：4

共 50 条

[41] A low voltage CMOS square law analog multiplier
Tarim, TB
Ismail, M
1999 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, SSMSD 99, 1999, : 5 - 8
[42] Low-voltage CMOS multiplier for RF applications
Debono, Carl James, 2000, IEEE, Piscataway, NJ, United States
[43] A Low Voltage CMOS Analog Multiplier With High Linearity
Miremadi, Amir H.
Ayatollahi, Ahmad
Abrishamifar, Adib
Siadatan, Alireza
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 257 - +
[44] Low-Voltage Low-Power Sub-Threshold CMOS Four-Quadrant Analogue Multiplier
Boonchu, Boonchai
2018 6TH INTERNATIONAL ELECTRICAL ENGINEERING CONGRESS (IEECON), 2018,
[45] Single low-supply and low-distortion CMOS analog multiplier
Prommee, P
Somdunyakanok, M
Angkaew, K
Jodtang, A
Dejhan, K
International Symposium on Communications and Information Technologies 2005, Vols 1 and 2, Proceedings, 2005, : 242 - 245
[46] Low-Power and Low-area CMOS Quadrature RC Oscillator with Capacitive Coupling
Casaleiro, Joao
Oliveira, Luis B.
Filanovsky, Igor M.
2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012, : 1488 - 1491
[47] A fast and low power multiplier architecture
AbuShama, E
Maaz, MB
Bayoumi, MA
PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 53 - 56
[48] The design of a low power asynchronous multiplier
Liu, YJ
Furber, S
ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 301 - 306
[49] Design of Low Power Parallel Multiplier
Badghare, Rahul M.
Mangal, Sanjiv Kumar
Deshmukh, Raghavendra B.
Patrikar, Rajendra M.
JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (01) : 31 - 39
[50] A low power CMOS capacitance to pulse duration converter based on a dual clock approach
Dei, M.
Butti, F.
Bruschi, P.
Piotto, M.
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 13 - +

← 1 2 3 4 5 →