Low Power and Low Area CMOS Capacitance Multiplier

被引：0

作者：

Bonteanu, Gabriel ^{[1
]}

Cracan, Arcadie ^{[1
]}

机构：

[1] Gheorghe Asachi Tech Univ Iasi, Iasi, Romania

来源：

CAS 2018 PROCEEDINGS: 2018 INTERNATIONAL SEMICONDUCTOR CONFERENCE | 2018年

关键词：

MOS capacitor; capacitance multiplier; adjustable capacitor; low power; relaxation oscillator;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A low power and low area voltage mode CMOS capacitance multiplication technique is presented. The multiplication factor is conveniently given by the transconductance ratio of two transistors, thereby improving the immunity to process and temperature variations. A low power wide range adjustable relaxation oscillator is presented as application.

引用

页码：161 / 164

页数：4

共 50 条

[21] A New Reduced Multiplication Structure for Low Power and Low Area Modified Booth Encoding Multiplier
Ravi, Nirlakalla
Rao, T. Subba
Rao, B. Bhaskara
Prasad, T. Jayachandra
INTERNATIONAL CONFERENCE ON MODELLING OPTIMIZATION AND COMPUTING, 2012, 38 : 2767 - 2771
[22] Area Efficient Low Power Modified Booth Multiplier for FIR Filter
Haridas, Greeshma
George, David Solomon
INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING, SCIENCE AND TECHNOLOGY (ICETEST - 2015), 2016, 24 : 1163 - 1169
[23] Low Power, High Speed and Area Efficient Binary Count Multiplier
Dattatraya, Kore Sagar
Appasaheb, Belgudri Ritesh
Khaladkar, Ramdas Bhanudas
Bhaaskaran, V. S. Kanchana
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (04)
[24] Low-Area Wallace Multiplier
Asif, Shahzad
Kong, Yinan
VLSI DESIGN, 2014,
[25] Low Voltage Low Power Wide Range Fully Differential CMOS Four-Quadrant Analog Multiplier
Mahmoud, Soliman A.
2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 130 - 133
[26] Low Power, Low Chip Area, Programmable PID Controller Realized in the CMOS Technology
Talaska, Tomasz
Dlugosz, Rafal
PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018), 2018, : 169 - 172
[27] Low-Voltage, Low Power, Low Area CMOS Current-Mode Divider Circuit
Soleimani, Mohammad
Sheikhaei, Samad
2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 680 - 682
[28] Low Power, Low Offset, Area Efficient Comparator Design in Nanoscale CMOS Technology
Vazgen, Melikyan Sh
Artur, Mkhitaryan Kh
Andranik, Hayrapetyan K.
Simon, Gharibyan H.
Vardan, Grigoryants P.
Gegham, Petrosyan A.
Zaven, Avetisyan M.
Nune, Beglaryan H.
PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
[29] High density capacitance structures in submicron CMOS for low power RF applications
Sowlati, T
Vathulya, V
Leenaerts, D
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 243 - 246
[30] CMOS MULTIPLIER-DIVIDERS DELIVER HIGH-SPEED, LOW-POWER
不详
ELECTRONIC DESIGN, 1980, 28 (01) : 188 - 188

← 1 2 3 4 5 →