A 10-bit 1 MS/s 3-step ADC with bitstream-based sub-dac and sub-ADC calibration

被引：0
|
作者：
Pishdad, B [1 ]
Roberts, GW [1 ]
机构：
[1] McGill Univ, Dept Elect & Comp Engn, Montreal, PQ H3A 2T5, Canada
来源：
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A 3-step, Nyquist-rate ADC is presented which makes use of bitstream techniques to design and calibrate the D/A subconverter, while using the same hardware to calibrate the A/D subconverter. The novel methods presented remove the dependence on offsets and component mismatches in the D/A subconverter. They eliminate the need for a reference ladder in the A/D subconverter and calibrate comparator offsets. In addition, DC offsets in the residue amplifier are calibrated. Simulation results of a prototype in 0.18mu CMOS technology show 10 bits of resolution at an operating speed of 1 MS/s.
引用
收藏
页码：501 / 504
页数：4
相关论文
共 50 条
  • [1] A low reference voltage interference 10-bit cyclic ADC based on current sub-DAC
    Nie, Kaiming
    Pan, Zhihong
    Xu, Jiangtao
    Gao, Zhiyuan
    MICROELECTRONICS JOURNAL, 2022, 125
  • [2] A 10-bit 10 MS/s SAR ADC with the Reduced Capacitance DAC
    Kuo, Hsuan-Lun
    Lu, Chih-Wen
    Lin, Shuw-Guann
    Chang, Da-Chiang
    2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2016,
  • [3] A 12 bit 200 MS/s Zero-Crossing-Based Pipelined ADC With Early Sub-ADC Decision and Output Residue Background Calibration
    Shin, Soon-Kyun
    Rudell, Jacques C.
    Daly, Denis C.
    Munoz, Carlos E.
    Chang, Dong-Young
    Gulati, Kush
    Lee, Hae-Seung
    Straayer, Matthew Z.
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (06) : 1366 - 1382
  • [4] A 10-bit 10-MS/s Asynchronous SAR ADC with Input Offset Calibration using Capacitor DAC
    Son, Jisu
    Jang, Young-Chan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (06) : 518 - 525
  • [5] A 10-bit 500Ms/s two-step flash ADC
    Celebi, A
    Aytar, O
    Tangel, A
    EUROCON 2005: THE INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL, VOL 1 AND 2 , PROCEEDINGS, 2005, : 898 - 901
  • [6] A 10-bit 10Ms/s Pipeline Cyclic ADC Based on β-Expansion
    Mishima, Yuta
    Yamada, Toshiki
    Uchiyama, Asato
    Matsuura, Tatsuji
    San, Hao
    Hotta, Masao
    2015 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS), 2015, : 294 - 298
  • [7] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
    Amir Arian
    Mehdi Saberi
    Saied Hosseini-Khayat
    Reza Lotfi
    Yusuf Leblebici
    Analog Integrated Circuits and Signal Processing, 2012, 71 : 583 - 589
  • [8] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
    Arian, Amir
    Saberi, Mehdi
    Hosseini-Khayat, Saied
    Lotfi, Reza
    Leblebici, Yusuf
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (03) : 583 - 589
  • [9] A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation
    Fang, Bing-Nan
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (03) : 670 - 683
  • [10] A sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
    Ay, Suat U.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 213 - 221
12345