A 10-bit 10 MS/s SAR ADC with the Reduced Capacitance DAC

被引：0

作者：

Kuo, Hsuan-Lun ^{[1
]}

Lu, Chih-Wen ^{[1
]}

Lin, Shuw-Guann ^{[2
]}

Chang, Da-Chiang ^{[2
]}

机构：

[1] Natl Tsing Hua Univ, Dept Engn & Syst Sci, Hsinchu, Taiwan

[2] Natl Chip Implementat Ctr, Natl Appl Res Labs, 101 Sect 2,Kuang Fu Rd, Hsinchu 30013, Taiwan

来源：

2016 5TH INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE) | 2016年

关键词：

charge redistribution; capacitor; successive approximation register (SAR); analog-to-digital converter (ADC); digital-to-analog converter (DAC); 40-MS/S;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents a 10-bit 10 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) in 180 nm technology. We propose a new structure of the charge redistribution digital-to-analog converter (DAC) for the SAR ADC to reduce the area cost and power consumption and to promote the bandwidth. This structure does not only reduce the area of capacitors array and the capacitance of the DAC, but also guarantee the process variation of capacitors.

引用

页数：2

共 50 条

[1] A 10-bit 10-MS/s Asynchronous SAR ADC with Input Offset Calibration using Capacitor DAC
Son, Jisu
Jang, Young-Chan
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2020, 20 (06) : 518 - 525
[2] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
Amir Arian
Mehdi Saberi
Saied Hosseini-Khayat
Reza Lotfi
Yusuf Leblebici
Analog Integrated Circuits and Signal Processing, 2012, 71 : 583 - 589
[3] A 10-bit 50-MS/s redundant SAR ADC with split capacitive-array DAC
Arian, Amir
Saberi, Mehdi
Hosseini-Khayat, Saied
Lotfi, Reza
Leblebici, Yusuf
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 71 (03) : 583 - 589
[4] A design of 10-bit, 10 MS/s Pipelined ADC with Time-interleaved SAR
Jang, ByeongGi
Hayder, Abbas Syed
Do, SungHan
Cho, SungHun
Lee, DongSoo
Pu, YoungGun
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
MICROELECTRONICS JOURNAL, 2017, 62 : 79 - 84
[5] A 10-bit 150MS/s SAR ADC with Parallel Segmented DAC in 65nm CMOS
Wang, Xiaoyang
Li, Qiang
2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 309 - 312
[6] A 10-bit 400 MS/s Asynchronous SAR ADC Using Dual-DAC Architecture for Speed Enhancement
Fan, Qingjun
Chen, Jinghong
2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 583 - 586
[7] A 10-bit 10 MS/s SAR ADC with Duty-Cycled Multiple Feedback Filter
Li, Hanyue
Shen, Yuting
Cantatore, Eugenio
Harpe, Pieter
2023 21ST IEEE INTERREGIONAL NEWCAS CONFERENCE, NEWCAS, 2023,
[8] A 10-bit 1 MS/s segmented Dual-Sampling SAR ADC with reduced switching energy
Rikan, Behnam Samadpoor
Abbasizadeh, Hamed
Park, Young-Jun
Kang, Hye-Yeong
Kim, SangYun
Pu, YoungGun
Lee, Minjae
Hwang, Keum Cheol
Yang, Youngoo
Lee, Kang-Yoon
MICROELECTRONICS JOURNAL, 2017, 70 : 89 - 96
[9] 10-BIT 20MS/S DIFFERENTIAL SAR ADC FOR IMAGE SENSOR
Guo, Yang-yu
Li, Zhao-han
Li, Jing
Wang, Xin-yang
Chang, Yu-chun
2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
[10] A 200-MS/s 10-Bit SAR ADC Applied in WLAN Systems
Zhang, Yu
Pu, Yilin
Wu, Bin
Mo, Taishan
Ye, Tianchun
APPLIED SCIENCES-BASEL, 2023, 13 (12):

← 1 2 3 4 5 →