FPGA implementation of a scalable shared buffer ATM switch

被引：1

作者：

Shim, JW ^{[1
]}

Jeong, GJ ^{[1
]}

Lee, MK ^{[1
]}

Ahn, SH ^{[1
]}

机构：

[1] Yonsei Univ, Dept Elect Engn, Seodaemun Ku, Seoul 120749, South Korea

来源：

ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM | 1998年

关键词：

FPGA; shared buffer; scalability;

D O I：

10.1109/ICATM.1998.688184

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the architecture of a scalable shared buffer ATM switch and FPGA implementation. The proposed ATM switch has 2-D array of sub-memory block as shared buffer. We can enlarge the buffer capacity by increasing the array size without any change of circuit. The prototype switch has been designed for 4x4 ATM switch which has a shared buffer for 32 16-byte cells and implemented using FPGA to verify its function. The operating frequency of designed test-bed is 40MHz.

引用

页码：247 / 251

页数：5

共 50 条

[41] Design and implementation of an ABR server in a shared-bus ATM switch
Zervanos, E
Stassinopoulos, G
ISCC 2000: FIFTH IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATIONS, PROCEEDINGS, 2000, : 366 - 371
[42] Design of a shared multi-buffer ATM switch with enhanced throughput in multicast environments
Lee, JongIck
Sohn, JongMoo
Lee, MoonKey
IEEE ATM Workshop, Proceedings, 1999, : 455 - 461
[43] Design and implementation of a shared buffer architecture for a Gigabit Ethernet packet switch
O'Kane, S
Sezer, S
Toal, C
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 283 - 286
[44] A novel approach of analyzing exact cell loss probability of shared buffer ATM switch
Hao, Y
Wei, D
Zhu, XH
PERFORMANCE AND CONTROL OF NETWORK SYSTEMS II, 1998, 3530 : 453 - 460
[45] An efficient adaptive bus arbitration scheme for scalable shared-medium ATM switch
Obaidat, MS
Papadimitriou, GI
Pomportsis, AS
COMPUTER COMMUNICATIONS, 2001, 24 (09) : 790 - 797
[46] Design of a distributed shared memory for switch fabric and its FPGA implementation
Khani, H
Yazdani, N
Bidoki, AMZ
Kalantari, H
Roodi, M
Tajodin, A
Shahabfar, M
PROCEEDINGS OF THE FOURTH IASTED INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORKS, 2005, : 65 - 70
[47] Queue management for shared buffer and shared multi-buffer ATM switches
Lin, YS
Shung, CB
IEEE INFOCOM '96 - FIFTEENTH ANNUAL JOINT CONFERENCE OF THE IEEE COMPUTER AND COMMUNICATIONS SOCIETIES: NETWORKING THE NEXT GENERATION, PROCEEDINGS VOLS 1-3, 1996, : 688 - 695
[48] Dynamic buffer allocation in an ATM switch
Yaprak, E
Chronopoulos, AT
Psarris, K
Xiao, Y
COMPUTER NETWORKS, 1999, 31 (18) : 1927 - 1933
[49] A large scalable ATM multicast switch
Law, KLE
LeonGarcia, A
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1997, 15 (05) : 844 - 854
[50] BANYAN MULTIPATH SELF-ROUTING ATM SWITCHES WITH SHARED BUFFER TYPE SWITCH ELEMENTS
JUNG, YC
UN, CK
IEEE TRANSACTIONS ON COMMUNICATIONS, 1995, 43 (11) : 2847 - 2857

← 1 2 3 4 5 →