FPGA implementation of a scalable shared buffer ATM switch

被引：1

作者：

Shim, JW ^{[1
]}

Jeong, GJ ^{[1
]}

Lee, MK ^{[1
]}

Ahn, SH ^{[1
]}

机构：

[1] Yonsei Univ, Dept Elect Engn, Seodaemun Ku, Seoul 120749, South Korea

来源：

ICAATM'98: 1998 1ST IEEE INTERNATIONAL CONFERENCE ON ATM | 1998年

关键词：

FPGA; shared buffer; scalability;

D O I：

10.1109/ICATM.1998.688184

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes the architecture of a scalable shared buffer ATM switch and FPGA implementation. The proposed ATM switch has 2-D array of sub-memory block as shared buffer. We can enlarge the buffer capacity by increasing the array size without any change of circuit. The prototype switch has been designed for 4x4 ATM switch which has a shared buffer for 32 16-byte cells and implemented using FPGA to verify its function. The operating frequency of designed test-bed is 40MHz.

引用

页码：247 / 251

页数：5

共 50 条

[21] Dynamic threshold control in an ATM switch with shared memory buffer
Zouta, T
Inai, H
Yamakita, J
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART I-COMMUNICATIONS, 2000, 83 (04): : 1 - 11
[22] The ATM switch and header error control FPGA implementation
Kovalsky, J
Miklík, D
Mitrych, J
Vlcek, K
PROGRAMMABLE DEVICES AND SYSTEMS, 2000, : 239 - 244
[23] An FPGA based memory efficient shared buffer implementation
Burns, Dwayne
Toal, Ciaran
McLaughlin, Kieran
Sezer, Sakir
Hutton, Mike
Cackovic, Kevin
2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 661 - 664
[24] A 622 Mb/s 32x32: Scalable shared buffer ATM switch with searchable address queue
Saito, H
Kondoh, H
Yamanaka, H
Sasaki, Y
Tsuzuki, M
Kohama, S
Yamada, H
Matsuda, Y
Oshima, K
IEEE GLOBECOM 1996 - CONFERENCE RECORD, VOLS 1-3: COMMUNICATIONS: THE KEY TO GLOBAL PROSPERITY, 1996, : 1363 - 1368
[25] A ONE-CHIP SCALABLE 8-STAR-8 ATM SWITCH LSI EMPLOYING SHARED BUFFER ARCHITECTURE
SHOBATAKE, Y
MOTOYAMA, M
SHOBATAKE, E
KAMITAKE, T
SHIMIZU, S
NODA, M
SAKAUE, K
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1991, 9 (08) : 1248 - 1254
[26] A FLEXIBLE SHARED-BUFFER SWITCH FOR ATM AT GB/S RATES
DENZEL, WE
ENGBERSEN, APJ
ILIADIS, I
COMPUTER NETWORKS AND ISDN SYSTEMS, 1995, 27 (04): : 611 - 624
[27] HIMA - A HIERARCHICAL AND MODULAR ATM SWITCH WITH PARTIALLY SHARED OUTPUT BUFFER
TSAI, Z
YU, K
LAI, F
IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1993, 140 (06): : 429 - 435
[28] Maximum buffer requirement of ATM shared memory switch with enforced sources
Wu, JS
Kuo, FJ
1996 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS - CONVERGING TECHNOLOGIES FOR TOMORROW'S APPLICATIONS, VOLS. 1-3, 1996, : 1664 - 1668
[29] ATM switch with shared-memory input buffer and expansive ports
Huazhong Ligong Daxue Xuebao/Journal Huazhong (Central China) University of Science and Technology, 1996, 24 (07):
[30] Scalable shared-buffering ATM switch with a versatile searchable queue
Yamanaka, H
Saito, H
Kondoh, H
Sasaki, Y
Yamada, H
Tsuzuki, M
Nishio, S
Notani, H
Iwabu, A
Ishiwaki, M
Kohama, S
Matsuda, Y
Oshima, K
IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1997, 15 (05) : 773 - 784

← 1 2 3 4 5 →