Transistor sizing for high performance and low power

被引：0

作者：

Fishburn, JP

Taneja, S

机构：

来源：

PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1997年

关键词：

D O I：

10.1109/CICC.1997.606695

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Tuning a circuit by adjusting individual transistor sizes offers higher performance and lower power, for circuits with up to hundreds of thousands of transistors, than the best that can be achieved with standard cells: Typically, at, the same clock rate, power can be cut in half. At the same power, clock rate can be increased 25%.

引用

页码：591 / 594

页数：4

共 50 条

[41] Low power and high performance MOSFET
Boopathy, Veera E.
Raghul, G.
Karthick, K.
2015 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURE, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2015,
[42] High Performance and Low Power Half-Adder Cells in Carbon Nanotube Field Effect Transistor Technology
Sajedi, Horialsadat Hossein
Sam, Mahya
Navi, Keivan
Jalali, Ali
JOURNAL OF COMPUTATIONAL AND THEORETICAL NANOSCIENCE, 2015, 12 (08) : 1756 - 1760
[43] Optimal voltages and sizing for low power
Stan, MR
TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 428 - 433
[44] Standard Cell Library Design with Voltage Scaling and Transistor Sizing for Ultra-Low-Power Biomedical Applications
Ieong, Chio-In
Li, Mingzhong
Law, Man-Kay
Mak, Pui-In
Vai, Mang-I
Mak, Peng-Un
Wan, Feng
Martins, Rui P.
2013 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2013,
[45] LOW DISTORTION + HIGH THERMAL STABILITY IN TRANSISTOR AUDIO POWER AMPLIFIERS
DAUGHERTY, DG
GREINER, RA
IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1964, AU12 (02): : 26 - &
[46] Design optimizations of a high performance microprocessor using combinations of Dual-VT allocation and transistor sizing
Tschanz, J
Ye, YB
Wei, LQ
Govindarajulu, V
Borkar, N
Burns, S
Karnik, T
Borkar, S
De, VV
2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 218 - 219
[47] A New Methodology for Power-Aware Transistor Sizing: Free Power Recovery (FPR)
Vratonjic, Milena
Ziegler, Matthew
Gristede, George D.
Zyuban, Victor
Mitchell, Thomas
Cho, Ee
Visweswariah, Chandu
Oklobdzija, Vojin C.
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2010, 5953 : 307 - +
[48] Systematic Transistor Sizing of a CNFET-Based Ternary Inverter for High Performance and Noise Margin Enlargement
Takbiri, Mehdi
Navi, Keivan
Mirzaee, Reza Faghih
IEEE ACCESS, 2022, 10 : 10553 - 10565
[49] SYNERGISTIC POWER/AREA OPTIMIZATION WITH TRANSISTOR SIZING AND WIRE LENGTH MINIMIZATION
YAMADA, M
KUROSAWA, S
NOJIMA, R
KOJIMA, N
MITSUHASHI, T
GOTO, N
IEICE TRANSACTIONS ON ELECTRONICS, 1995, E78C (04) : 441 - 446
[50] UNCONVENTIONAL TRANSISTOR SIZING FOR REDUCING POWER ALLEVIATES THRESHOLD VOLTAGE VARIATIONS
Beg, Azam
Beiu, Valeriu
Ibrahim, Walid
2012 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1 AND 2, 2012, 2 : 429 - 432

← 1 2 3 4 5 →