Transistor sizing for high performance and low power

被引：0
|
作者：
Fishburn, JP
Taneja, S
机构：
来源：
PROCEEDINGS OF THE IEEE 1997 CUSTOM INTEGRATED CIRCUITS CONFERENCE | 1997年
关键词：
D O I：
10.1109/CICC.1997.606695
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Tuning a circuit by adjusting individual transistor sizes offers higher performance and lower power, for circuits with up to hundreds of thousands of transistors, than the best that can be achieved with standard cells: Typically, at, the same clock rate, power can be cut in half. At the same power, clock rate can be increased 25%.
引用
收藏
页码：591 / 594
页数：4
相关论文
共 50 条
  • [31] LOW-POWER HIGH-SPEED TRANSISTOR PROTOTYPE
    不详
    TELECOMMUNICATION JOURNAL, 1989, 56 (05): : 296 - 297
  • [32] Wavy channel thin film transistor architecture for area efficient, high performance and low power displays
    Hanna, Amir N.
    Sevilla, Galo A. Torres
    Ghoneim, Mohamed T.
    Hussain, Aftab M.
    Bahabry, Rabab R.
    Syed, Ahad
    Hussain, Muhammad M.
    PHYSICA STATUS SOLIDI-RAPID RESEARCH LETTERS, 2014, 8 (03): : 248 - 251
  • [33] Full Bottom Dielectric Isolation to Enable Stacked Nanosheet Transistor for Low Power and High Performance Applications
    Zhang, J.
    Frougier, J.
    Greene, A.
    Miao, X.
    Yu, L.
    Vega, R.
    Montanini, P.
    Durfee, C.
    Gaul, A.
    Pancharatnam, S.
    Adams, C.
    Wu, H.
    Zhou, H.
    Shen, T.
    Xie, R.
    Sankarapandian, M.
    Wang, J.
    Watanabe, K.
    Bao, R.
    Liu, X.
    Park, C.
    Shobha, H.
    Joseph, P.
    Kong, D.
    De La Pena, A. Arceo
    Li, J.
    Conti, R.
    Dechene, D.
    Loubet, N.
    Chao, R.
    Yamashita, T.
    Robison, R.
    Basker, V.
    Zhao, K.
    Guo, D.
    Haran, B.
    Divakaruni, R.
    Bu, H.
    2019 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2019,
  • [34] The impact of transistor sizing on power efficiency in submicron CMOS circuits
    Rogenmoser, R
    Kaeslin, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (07) : 1142 - 1145
  • [35] DIAMOND POWER TRANSISTOR PERFORMANCE
    GRAHN, K
    ERANEN, S
    KUIVALAINEN, P
    DIAMOND AND RELATED MATERIALS, 1994, 3 (11-12) : 1301 - 1307
  • [36] Performance Optimization of Dynamic CMOS Circuits through Transistor Sizing
    Yelamarthi, Kumar
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES (IEEE CONECCT), 2014,
  • [37] High-k dielectric based high performance vertical organic thin film transistor for flexible low power applications
    Yadav, Sugandha
    Mittal, Poornima
    Negi, Shubham
    PHYSICA SCRIPTA, 2024, 99 (02)
  • [38] High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply
    Pranav Kumar Asthana
    Journal of Semiconductors, 2015, (02) : 60 - 65
  • [39] High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply
    Pranav Kumar Asthana
    Journal of Semiconductors, 2015, 36 (02) : 60 - 65
  • [40] High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply
    Asthana, Pranav Kumar
    JOURNAL OF SEMICONDUCTORS, 2015, 36 (02)
12345