Magnetic memories: From DRAM replacement to ultra low power logic chips

被引：0

作者：

Prenat, G. ^{[1
]}

Di Pendina, G. ^{[1
]}

Layer, C. ^{[1
]}

Goncalves, O. ^{[1
]}

Jaber, K. ^{[1
]}

Dieny, B. ^{[1
]}

Sousa, R. ^{[1
]}

Prejbeanu, I. L. ^{[1
]}

Nozieres, J. P. ^{[1
]}

机构：

[1] Spintec, F-38054 Grenoble, France

来源：

2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE) | 2014年

关键词：

spin transfer torque; MRAM; hybrid CMOS;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The recent advent of spin transfer torque (STT) has shed a new light on MRAM with the promises of much improved performances and greater scalability to very advanced technology nodes. As a result, MRAM is now viewed as a credible solution for stand-alone and embedded applications where the combination of non-volatility, speed and endurance is key. Whereas the technology is nearing maturity for DRAM replacement, with the exception of process scaling to sub-20nm which remains a challenge, circuit designers are now actively looking at SoCs where MRAM could bring in better performance and lower power consumption in data intensive applications as well as instant-on capability in mobile applications. In this paper we present a review of the MRAM technology and a methodology for ASIC design using a custom full digital hybrid CMOS/Magnetic Process Design Kit. We finish by a few examples showing that magnetic memories can be efficiently integrated in logic designs, for both safety and low power purposes.

引用

页数：1

共 50 条

[41] THE ADVANTAGES OF A DRAM-BASED DIGITAL ARCHITECTURE FOR LOW-POWER, LARGE-SCALE NEURO-CHIPS
WATANABE, T
AOKI, M
KIMURA, K
SAKATA, T
ITOH, K
IEICE TRANSACTIONS ON ELECTRONICS, 1993, E76C (07) : 1206 - 1214
[42] Asynchronous Logic Application in a Power Management Unit for Ultra Low Power Wireless Sensor Nodes
Kowalczyk, Gregor
Dielacher, Markus
Flatscher, Martin
Prainsack, Josef
Unterassinger, Hartwig
Schweighofer, Johannes
Gruber, Stefan
IEEE AFRICON 2011, 2011,
[43] Local Memory and Logic Arrangement for Ultra-Low Power Array Processors
Paasio, Ari
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 31 - 34
[44] Design and Analysis of Adiabatic Logic in Subthreshold Regime for Ultra Low Power Application
Chanda, Manash
Sinha, Diptansu
Basak, Jeet
Ganguli, Tanushree
Sarkar, Chandan K.
2016 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2016, : 42 - +
[45] Robust ultra-low power sub-threshold DTMOS logic
Soeleman, Hendrawan
Roy, Kaushik
Paul, Bipul
Proceedings of the International Symposium on Low Power Electronics and Design, Digest of Technical Papers, 2000, : 25 - 30
[46] An adiabatic quantum flux parametron as an ultra-low-power logic device
Takeuchi, Naoki
Ozawa, Dan
Yamanashi, Yuki
Yoshikawa, Nobuyuki
SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 2013, 26 (03):
[47] Advanced CMOS technologies for ultra-low power logic and AI applications
Takagi, Shinichi
Toprasertpong, Kasidit
Kato, Kimihiko
Sumita, Kei
Nako, Eishin
Nakane, Ryosho
Jo, Kwang-won
Takenaka, Mitsuru
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM), 2021,
[48] Clockless Spintronic Logic: A Robust and Ultra-Low Power Computing Paradigm
Bai, Yu
DeMara, Ronald F.
Di, Jia
Lin, Mingjie
IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (05) : 631 - 645
[49] NEMS Switches for Ultra-Low-Power Digital Logic: Challenges and Opportunities
Munoz-Gamarra, J. L.
Poulain, C.
Ludurczak, W.
Hentz, S.
Hutin, L.
2016 IEEE 16TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2016, : 871 - 874
[50] Double gate MOSFET subthreshold logic for ultra-low power applications
Kim, JJ
Roy, K
2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 97 - 98

← 1 2 3 4 5 →