Magnetic memories: From DRAM replacement to ultra low power logic chips

被引：0

作者：

Prenat, G. ^{[1
]}

Di Pendina, G. ^{[1
]}

Layer, C. ^{[1
]}

Goncalves, O. ^{[1
]}

Jaber, K. ^{[1
]}

Dieny, B. ^{[1
]}

Sousa, R. ^{[1
]}

Prejbeanu, I. L. ^{[1
]}

Nozieres, J. P. ^{[1
]}

机构：

[1] Spintec, F-38054 Grenoble, France

来源：

2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE) | 2014年

关键词：

spin transfer torque; MRAM; hybrid CMOS;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The recent advent of spin transfer torque (STT) has shed a new light on MRAM with the promises of much improved performances and greater scalability to very advanced technology nodes. As a result, MRAM is now viewed as a credible solution for stand-alone and embedded applications where the combination of non-volatility, speed and endurance is key. Whereas the technology is nearing maturity for DRAM replacement, with the exception of process scaling to sub-20nm which remains a challenge, circuit designers are now actively looking at SoCs where MRAM could bring in better performance and lower power consumption in data intensive applications as well as instant-on capability in mobile applications. In this paper we present a review of the MRAM technology and a methodology for ASIC design using a custom full digital hybrid CMOS/Magnetic Process Design Kit. We finish by a few examples showing that magnetic memories can be efficiently integrated in logic designs, for both safety and low power purposes.

引用

页数：1

共 50 条

[31] New Energy Recovery Logic for Ultra Low Power VLSI applications
Sheokand, Priyanka
Bhargave, Garima
Kaur, Jasdeep
2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMPUTING AND CONTROL (ISPCC), 2015, : 286 - 289
[32] Ultra-low-power subthreshold logic with germanium junctionless transistors
Shrives, Pradeep
Jaiswal, Nivedita
Semwal, Sandeep
Kranti, Abhinav
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (07)
[33] Subthreshold pass transistor logic for ultra-low power operation
Moalemi, Vahid
Afzali-Kusha, Ali
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 490 - +
[34] Design of ultra-low-power arithmetic structures in adiabatic logic
Teichmann, Philip
Fischer, Juergen
Chouard, Florian R.
Schmitt-Landsiedel, Doris
2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 365 - 368
[35] A Novel Technique in Adiabatic Logic for Ultra Low Power IN DSM Technology
Khan, Mohd. Farid
Panwar, Uday
2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 2012 - 2017
[36] Reliable and ultra-low power approach for designing of logic circuits
Ul Haq, Shams
Sharma, Vijay Kumar
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2024, 119 (01) : 85 - 95
[37] Modified Positive Feedback Adiabatic Logic for Ultra Low Power VLSI
Kushawaha, Shiv Pratap Singh
Sasamal, Trailokya Nath
2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND SECURITY (ICCCS), 2015,
[38] Reliable and ultra-low power approach for designing of logic circuits
Shams Ul Haq
Vijay Kumar Sharma
Analog Integrated Circuits and Signal Processing, 2024, 119 : 85 - 95
[39] Optimized Synthesis Method for Ultra-Low Power Multi-Input Material Implication Logic With Emerging Non-Volatile Memories
Puglisi, Francesco Maria
Zanotti, Tommaso
Pavan, Paolo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4433 - 4443
[40] Low-power and high-speed advantages of DRAM-logic integration for multimedia systems
Watanabe, T
Fujita, R
Yanagisawa, K
IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (12): : 1523 - 1531

← 1 2 3 4 5 →