On the use of C++ for system-on-chip design

被引:3
|
作者
Verkest, D [1 ]
Cockx, J [1 ]
Potargent, F [1 ]
de Jong, G [1 ]
De Man, H [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
关键词
D O I
10.1109/IWV.1999.760470
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To model complex embedded systems at a high level of abstraction, existing languages usually stress the specification of functionality! Our experience with industrial strength designs, however shows that structure and timing must be considered from the beginning, and refined concurrently I with functionality We present a C++ library for the modeling of concurrency and timing in an executable system model. Together with the built-in extensibility of C++, this library is the foundation for a rich set of primitives supporting different modeling paradigms ill a single language framework. This allows designers to start with a conceptual system model capturing functionality structure and timing as desired, and gradually refine it to a fully detailed implementable model using the most appropriate modeling paradigm for each phase and part of the design.
引用
收藏
页码:42 / 47
页数:6
相关论文
共 50 条
  • [21] Network-on-chip: A new paradigm for system-on-chip design
    Nurmi, Jari
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 2 - 6
  • [22] An efficient bus architecture for system-on-chip design
    Cordan, B
    PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 623 - 626
  • [23] Design and Evaluation of a System-on-Chip based Modulator
    Singh, Vinita
    Manikandan, J.
    2019 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET 2019): ADVANCING WIRELESS AND MOBILE COMMUNICATIONS TECHNOLOGIES FOR 2020 INFORMATION SOCIETY, 2019, : 13 - 17
  • [24] Efficient bus architecture for system-on-chip design
    Cordan, Bill
    Proceedings of the Custom Integrated Circuits Conference, 1999, : 623 - 626
  • [25] System-on-chip design beyond 50 GHz
    Voinigescu, SP
    Gordon, M
    Lee, C
    Yao, T
    Mangan, A
    Yau, K
    FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, : 10 - 13
  • [26] Mitigating Soft Errors in System-on-chip Design
    Yu, Hai
    Fan Xiaoya
    PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE FOR YOUNG COMPUTER SCIENTISTS, VOLS 1-5, 2008, : 1260 - +
  • [27] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [28] Design of a system-on-chip for ECG signal processing
    Chang, MC
    Lin, ZX
    Chang, CW
    Chan, HL
    Feng, WS
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 441 - 444
  • [29] Experiences from System-on-Chip design courses
    Matilainen, Lauri
    Salminen, Erno
    Hamalainen, Timo D.
    10TH EUROPEAN WORKSHOP ON MICROELECTRONICS EDUCATION (EWME), 2014, : 37 - 42
  • [30] On core and more: A design perspective for system-on-chip
    Meyr, H
    SIPS 97 - 1997 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 1997, : 60 - 63