On the use of C++ for system-on-chip design

被引:3
|
作者
Verkest, D [1 ]
Cockx, J [1 ]
Potargent, F [1 ]
de Jong, G [1 ]
De Man, H [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
关键词
D O I
10.1109/IWV.1999.760470
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To model complex embedded systems at a high level of abstraction, existing languages usually stress the specification of functionality! Our experience with industrial strength designs, however shows that structure and timing must be considered from the beginning, and refined concurrently I with functionality We present a C++ library for the modeling of concurrency and timing in an executable system model. Together with the built-in extensibility of C++, this library is the foundation for a rich set of primitives supporting different modeling paradigms ill a single language framework. This allows designers to start with a conceptual system model capturing functionality structure and timing as desired, and gradually refine it to a fully detailed implementable model using the most appropriate modeling paradigm for each phase and part of the design.
引用
收藏
页码:42 / 47
页数:6
相关论文
共 50 条
  • [41] Design methodology of a configurable system-on-chip architecture
    Wallner, S
    12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 283 - 284
  • [42] System-on-chip design: Impact on education and research
    De Man, H
    IEEE DESIGN & TEST OF COMPUTERS, 1999, 16 (03): : 11 - 19
  • [43] System-on-chip design: impact on education and research
    De Man, Hugo
    IEEE Design and Test of Computers, 16 (03): : 11 - 19
  • [44] System-on-chip design methodology for a statistical coder
    Le, Thinh M.
    Tian, X. H.
    Ho, B. L.
    Nankoo, J.
    Lian, Y.
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 82 - +
  • [45] Design of a system-on-chip switched network and its design support
    Wiklund, D
    Liu, D
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1279 - 1283
  • [46] Trends and challenges with system-on-chip technology for multimedia system design
    Chen, YK
    Kung, SY
    2005 Emerging Information Technology Conference (EITC), 2005, : 34 - 37
  • [47] A system-level simulation environment for system-on-chip design
    Schneider, T
    Mades, J
    Windisch, A
    Glesner, M
    Monjau, D
    Ecker, W
    13TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2000, : 58 - 62
  • [48] Design and Implementation of an On-Chip Permutation Network for Multiprocessor System-On-Chip
    Phi-Hung Pham
    Song, Junyoung
    Park, Jongsun
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (01) : 173 - 177
  • [49] A behavioral type inference system for compositional system-on-chip design
    Talpin, JP
    Berner, D
    Shukla, SK
    Le Guernic, P
    Gamatié, A
    Gupta, R
    FOURTH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2004, : 47 - 56
  • [50] System-level simulation environment for system-on-chip design
    Darmstadt Univ of Technology, Darmstadt, Germany
    Proc Annu IEEE Int ASIC Conf Exhib, (58-62):