On the use of C++ for system-on-chip design

被引:3
|
作者
Verkest, D [1 ]
Cockx, J [1 ]
Potargent, F [1 ]
de Jong, G [1 ]
De Man, H [1 ]
机构
[1] IMEC, B-3001 Louvain, Belgium
关键词
D O I
10.1109/IWV.1999.760470
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
To model complex embedded systems at a high level of abstraction, existing languages usually stress the specification of functionality! Our experience with industrial strength designs, however shows that structure and timing must be considered from the beginning, and refined concurrently I with functionality We present a C++ library for the modeling of concurrency and timing in an executable system model. Together with the built-in extensibility of C++, this library is the foundation for a rich set of primitives supporting different modeling paradigms ill a single language framework. This allows designers to start with a conceptual system model capturing functionality structure and timing as desired, and gradually refine it to a fully detailed implementable model using the most appropriate modeling paradigm for each phase and part of the design.
引用
收藏
页码:42 / 47
页数:6
相关论文
共 50 条
  • [31] Design of a configurable system-on-chip for audio application
    Tan, Honghe
    Sun, Yihe
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 740 - 743
  • [32] Multimedia terminal system-on-chip design and simulation
    Barbieri, I
    Bariani, M
    Scotto, A
    Raggio, M
    EURASIP JOURNAL ON APPLIED SIGNAL PROCESSING, 2005, 2005 (16) : 2694 - 2700
  • [33] Multimedia Terminal System-on-Chip Design and Simulation
    Ivano Barbieri
    Massimo Bariani
    Alessandro Scotto
    Marco Raggio
    EURASIP Journal on Advances in Signal Processing, 2005
  • [34] Configurable processors and the evolution of system-on-chip design
    Maydan, DE
    ERSA'05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2005, : 37 - 37
  • [35] A pragmatic perspective on UML for system-on-chip design
    Indrusiak, Leandro Soares
    NORCHIP 2005, PROCEEDINGS, 2005, : 169 - 171
  • [36] Design of an architecture for Multiprocessor System-on-Chip (MPSoC)
    Hu Yue-li
    Ding Qian
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 267 - +
  • [37] Extensible and configurable processors for system-on-chip design
    Nurmi, Jari
    Leibson, Steve
    Campi, Fabio
    Panis, Christian
    ADVANCED SIGNAL PROCESSING, CIRCUITS, AND SYSTEM DESIGN TECHNIQUES FOR COMMUNICATIONS, 2006, : 45 - +
  • [38] Constrained algorithmic IP design for system-on-chip
    Coussy, P.
    Casseau, E.
    Bomel, P.
    Baganne, A.
    Martin, E.
    INTEGRATION-THE VLSI JOURNAL, 2007, 40 (02) : 94 - 105
  • [39] Reconfigurable System-On-Chip Design Using FPGA
    Muralikrishna, B.
    Madhumati, G. L.
    Khan, Habibulla
    Deepika, K. Gnana
    2014 2ND INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2014,
  • [40] The Controller Design Based on Fieldbus and System-on-Chip
    Lin, Shiwei
    2009 INTERNATIONAL CONFERENCE ON INFORMATION MANAGEMENT, INNOVATION MANAGEMENT AND INDUSTRIAL ENGINEERING, VOL 3, PROCEEDINGS, 2009, : 567 - 569