Fault tolerance analysis of distributed reconfigurable systems using SAT-based techniques

被引：0

作者：

Feldmann, R ^{[1
]}

Haubelt, C

Monien, B

Teich, J

机构：

[1] Univ Gesamthsch Paderborn, AG Monien, Fac CS EE & Math, Paderborn, Germany

[2] Univ Erlangen Nurnberg, Dept Comp Sci 12, Hardware Software Co Design, Erlangen, Germany

来源：

FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2003年 / 2778卷

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The ability to migrate tasks from one reconfigurable node to another improves the fault tolerance of distributed reconfigurable systems. The degree of fault tolerance is inherent to the system and can be optimized during system design. Therefore, an efficient way of calculating the degree of fault tolerance is needed. This paper presents an approach based on satisfiability testing (SAT) which regards the question: How many resources may fail in a distributed reconfigurable system without losing any functionality? We will show by experiment that our new approach can easily be applied to systems of reasonable size as we will find in the future in the field of body area networks and ambient intelligence.

引用

页码：478 / 487

页数：10

共 50 条

[21] SAT-based analysis of cellular automata
D'Antonio, M
Delzanno, G
CELLULAR AUTOMATA, PROCEEDINGS, 2004, 3305 : 745 - 754
[22] SAT-Based Analysis of Sensitizable Paths
Sauer, Matthias
Czutro, Alexander
Schubert, Tobias
Hillebrecht, Stefan
Becker, Bernd
Polian, Ilia
IEEE DESIGN & TEST, 2013, 30 (04) : 81 - 88
[23] Iterative abstraction using SAT-based BMC with proof analysis
Gupta, A
Ganai, M
Yang, Z
Ashar, P
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 416 - 423
[24] SAT-Based Techniques for Lexicographically Smallest Finite Models
Janota, Mikolas
Chow, Choiwah
Araujo, Joao
Codish, Michael
Vojtechovsky, Petr
THIRTY-EIGHTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOL 38 NO 8, 2024, : 8048 - 8056
[25] Techniques for SAT-based constrained test pattern generation
Balcarek, Jiri
Fiser, Petr
Schmidt, Jan
MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (02) : 185 - 195
[26] Efficient SAT-Based Techniques for Design of Experiments by Using Static Variable Ordering
Velev, Miroslav N.
Gao, Ping
ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 371 - 376
[27] SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures
Tirelli, Cristian
Ferretti, Lorenzo
Pozzi, Laura
2023 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2023,
[28] SAT-based Reversible Gate/Wire Replacement Fault Testing
Sultana, Sayeeda
Fekr, Atena Roshan
Radecka, Katarzyna
2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 1075 - 1078
[29] SAT-Based Fault Equivalence Checking in Functional Safety Verification
Ai Quoc Dao
Lin, Mark Po-Hung
Mishchenko, Alan
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (12) : 3198 - 3205
[30] SAT-based Code Synthesis for Fault-Secure Circuits
Dalirsani, Atefe
Kochte, Michael A.
Wunderlich, Hans-Joachim
PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 39 - 44

← 1 2 3 4 5 →