共 50 条
- [42] SAT-based Reverse Engineering of Gate-Level Schematics using Fault Injection and Probing PROCEEDINGS OF THE 2018 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), 2018, : 215 - 220
- [43] SAT-based Formal Verification of Fault Injection Countermeasures for Cryptographic Circuits∗ IACR Transactions on Cryptographic Hardware and Embedded Systems, 2024, 2024 (04): : 1 - 39
- [44] SAT-based Distributed Reactive Control Protocol Synthesis for Boolean Networks 2016 IEEE CONFERENCE ON COMPUTER AIDED CONTROL SYSTEM DESIGN (CACSD), 2016, : 874 - 880
- [45] FAULT TOLERANCE IN DISTRIBUTED SYSTEMS SIEMENS FORSCHUNGS-UND ENTWICKLUNGSBERICHTE-SIEMENS RESEARCH AND DEVELOPMENT REPORTS, 1983, 12 (01): : 34 - 37
- [46] SAT-Based Counterexample-Guided Inductive Synthesis of Distributed Controllers IEEE ACCESS, 2020, 8 : 207485 - 207498
- [48] Automated Analysis of Fault-Tolerance in Distributed Systems Formal Methods in System Design, 2005, 26 : 183 - 196
- [49] Using QBF to Increase Accuracy of SAT-based Debugging 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 641 - 644
- [50] SAT-based compositional verification using lazy learning COMPUTER AIDED VERIFICATION, PROCEEDINGS, 2007, 4590 : 39 - +