Fault tolerance analysis of distributed reconfigurable systems using SAT-based techniques

被引：0

作者：

Feldmann, R ^{[1
]}

Haubelt, C

Monien, B

Teich, J

机构：

[1] Univ Gesamthsch Paderborn, AG Monien, Fac CS EE & Math, Paderborn, Germany

[2] Univ Erlangen Nurnberg, Dept Comp Sci 12, Hardware Software Co Design, Erlangen, Germany

来源：

FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2003年 / 2778卷

关键词：

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

The ability to migrate tasks from one reconfigurable node to another improves the fault tolerance of distributed reconfigurable systems. The degree of fault tolerance is inherent to the system and can be optimized during system design. Therefore, an efficient way of calculating the degree of fault tolerance is needed. This paper presents an approach based on satisfiability testing (SAT) which regards the question: How many resources may fail in a distributed reconfigurable system without losing any functionality? We will show by experiment that our new approach can easily be applied to systems of reasonable size as we will find in the future in the field of body area networks and ambient intelligence.

引用

页码：478 / 487

页数：10

共 50 条

[11] An effective fault ordering heuristic for SAT-based dynamic test compaction techniques
Eggersgluss, Stephan
Drechsler, Rolf
IT-INFORMATION TECHNOLOGY, 2014, 56 (04): : 157 - 164
[12] SAT-based Techniques for Determining Backbones for Post-Silicon Fault Localisation
Zhu, Charlie Shucheng
Weissenbacher, Georg
Sethi, Divjyot
Malik, Sharad
2011 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2011, : 84 - 91
[13] A Test Pattern Compaction Method Using SAT-Based Fault Grouping
Matsunaga, Yusuke
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2016, E99A (12): : 2302 - 2309
[14] Incremental Solving Techniques for SAT-based ATPG
Tille, Daniel
Eggersgluess, Stephan
Drechsler, Rolf
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (07) : 1125 - 1130
[15] Search techniques for SAT-based Boolean optimization
Department of Computer Engineering, American University of Sharjah, Sharjah, United Arab Emirates
Met. Finish., 2006, 6 (436-447):
[16] Trace compaction using SAT-based reachability analysis
Safarpour, Sean
Veneris, Andreas
Mangassarian, Hratch
PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 932 - +
[17] Search techniques for SAT-based boolean optimization
Aloul, Fadi A.
JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2006, 343 (4-5): : 436 - 447
[18] OptiLog: A Framework for SAT-based Systems
Ansotegui, Carlos
Ojeda, Jesus
Pacheco, Antonio
Pon, Josep
Salvia, Josep M.
Torres, Eduard
THEORY AND APPLICATIONS OF SATISFIABILITY TESTING, SAT 2021, 2021, 12831 : 1 - 10
[19] SAT-based algorithm of verification for port order fault
Shao, M
Li, GH
Li, XW
ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 478 - 481
[20] SAT-based Analysis of Sensitisable Paths
Sauer, Matthias
Czutro, Alexander
Schubert, Tobias
Hillebrecht, Stefan
Polian, Ilia
Becker, Bernd
2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 93 - 98

← 1 2 3 4 5 →