SAT-MapIt: A SAT-based Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures

被引:7
|
作者
Tirelli, Cristian [1 ]
Ferretti, Lorenzo [2 ]
Pozzi, Laura [1 ]
机构
[1] Univ Svizzera Italiana, SYS Inst, Lugano, Switzerland
[2] Univ Calif Los Angeles, Comp Sci, Los Angeles, CA USA
基金
瑞士国家科学基金会; 美国国家科学基金会;
关键词
CGRA; Mapping; SAT;
D O I
10.23919/DATE56975.2023.10137123
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Coarse-Grain Reconfigurable Arrays (CGRAs) are emerging low-power architectures aimed at accelerating compute-intensive application loops. The acceleration that a CGRA can ultimately provide, however, heavily depends on the quality of the mapping, i.e. on how effectively the loop is compiled onto the given platform. State of the Art compilation techniques achieve mapping through modulo scheduling, a strategy which attempts to minimize the II (Iteration Interval) needed to execute a loop, and they do so usually through well known graph algorithms, such as Max-Clique Enumeration. We address the mapping problem through a SAT formulation, instead, and thus explore the solution space more effectively than current SoA tools. To formulate the SAT problem, we introduce an ad-hoc schedule called the kernel mobility schedule (KMS), which we use in conjunction with the data-flow graph and the architectural information of the CGRA in order to create a set of boolean statements that describe all constraints to be obeyed by the mapping for a given II. We then let the SAT solver efficiently navigate this complex space. As in other SoA techniques, the process is iterative: if a valid mapping does not exist for the given II, the II is increased and a new KMS and set of constraints is generated and solved. Our experimental results show that SAT-MapIt obtains better results compared to SoA alternatives in 47.72% of the benchmarks explored: sometimes finding a lower II, and others even finding a valid mapping when none could previously be found.
引用
收藏
页数:6
相关论文
共 21 条
  • [1] SAT-MapIt: An Open Source Modulo Scheduling Mapper for Coarse Grain Reconfigurable Architectures
    Tirelli, Cristian
    Ferretti, Lorenzo
    Pozzi, Laura
    PROCEEDINGS OF THE 20TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2023, CF 2023, 2023, : 383 - 384
  • [2] SAT-based Exact Modulo Scheduling Mapping for Resource-Constrained CGRAs
    Tirelli, Cristian
    Sapriza, Juan
    Alvarez, Ruben Podriguez
    Ferretti, Lorenzo
    Denkinger, Benoit
    Ansaloni, Giovanni
    Calero, Jose Miranda
    Atienza, David
    Pozzi, Laura
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2024, 20 (03)
  • [3] SAT-Based Mapping of Data-Flow Graphs onto Coarse-Grained Reconfigurable Arrays
    Miyasaka, Yukio
    Fujita, Masahiro
    Mishchenko, Alan
    Wawrzynek, John
    VLSI-SOC: DESIGN TRENDS, VLSI-SOC 2020, 2021, 621 : 113 - 131
  • [4] Accelerated SAT-based scheduling of Control/Data flow graphs
    Memik, SO
    Fallah, F
    ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 395 - 400
  • [5] A SAT-BASED APPROACH TO SOLVE THE FACULTY COURSE SCHEDULING PROBLEM
    Aloul, Fadi
    Zabalawi, Imad
    Wasfy, Ahmed
    AFRICON, 2013, 2013, : 809 - 813
  • [6] Employee Scheduling With SAT-Based Pseudo-Boolean Constraint Solving
    Nieuwenhuis, Robert
    Oliveras, Albert
    Rodriguez-Carbonell, Enric
    Rollon, Emma
    IEEE ACCESS, 2021, 9 : 142095 - 142104
  • [7] Edge-centric Modulo Scheduling for Coarse-Grained Reconfigurable Architectures
    Park, Hyunchul
    Fan, Kevin
    Mahlke, Scott
    Oh, Taewook
    Kim, Heeseok
    Kim, Hong-seok
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 166 - 176
  • [8] Recurrence Cycle Aware Modulo Scheduling for Coarse-Grained Reconfigurable Architectures
    Oh, Tacwook
    Egger, Bernhard
    Park, Hyunchul
    Mahlke, Scott
    ACM SIGPLAN NOTICES, 2009, 44 (07) : 21 - 30
  • [9] Recurrence Cycle Aware Modulo Scheduling for Coarse-Grained Reconfigurable Architectures
    Oh, Taewook
    Egger, Bernhard
    Park, Hyunchul
    Mahlke, Scott
    LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, 2009, : 21 - 30
  • [10] Fault tolerance analysis of distributed reconfigurable systems using SAT-based techniques
    Feldmann, R
    Haubelt, C
    Monien, B
    Teich, J
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2003, 2778 : 478 - 487