Fault tolerance analysis of distributed reconfigurable systems using SAT-based techniques

被引：0
|
作者：
Feldmann, R [1 ]
Haubelt, C
Monien, B
Teich, J
机构：
[1] Univ Gesamthsch Paderborn, AG Monien, Fac CS EE & Math, Paderborn, Germany
[2] Univ Erlangen Nurnberg, Dept Comp Sci 12, Hardware Software Co Design, Erlangen, Germany
来源：
FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS | 2003年 / 2778卷
关键词：
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
The ability to migrate tasks from one reconfigurable node to another improves the fault tolerance of distributed reconfigurable systems. The degree of fault tolerance is inherent to the system and can be optimized during system design. Therefore, an efficient way of calculating the degree of fault tolerance is needed. This paper presents an approach based on satisfiability testing (SAT) which regards the question: How many resources may fail in a distributed reconfigurable system without losing any functionality? We will show by experiment that our new approach can easily be applied to systems of reasonable size as we will find in the future in the field of body area networks and ambient intelligence.
引用
收藏
页码：478 / 487
页数：10
相关论文
共 50 条
  • [1] Neural Fault Analysis for SAT-based ATPG
    Huang, Junhua
    Zhen, Hui-Ling
    Wang, Naixing
    Mao, Hui
    Yuan, Mingxuan
    Huang, Yu
    2022 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2022, : 36 - 45
  • [2] Using SAT-based techniques in power estimation
    Sagahyroon, Assim
    Aloul, Fadi A.
    MICROELECTRONICS JOURNAL, 2007, 38 (6-7) : 706 - 715
  • [3] SAT-based ATPG beyond stuck-at fault testing Applications to fault tolerance
    Hellebrand, Sybille
    Wunderlich, Hans-Joachim
    IT-INFORMATION TECHNOLOGY, 2014, 56 (04): : 165 - 172
  • [4] SAT-based On-line Fault Isolation in Serial Systems
    Jeon, Jinseong
    Kim, Sangwon
    Lee, Dongkeun
    2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM TESTING AND VALIDATION LIFECYCLE, 2009, : 25 - 30
  • [5] Efficient distributed SAT and SAT-based distributed Bounded Model Checking
    Malay K. Ganai
    Aarti Gupta
    Zijiang Yang
    Pranav Ashar
    International Journal on Software Tools for Technology Transfer, 2006, 8 (4-5) : 387 - 396
  • [6] Efficient distributed SAT and SAT-based distributed bounded model checking
    Ganai, MK
    Gupta, A
    Yang, ZJ
    Ashar, P
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2003, 2860 : 334 - 347
  • [7] SAT-based techniques in system synthesis
    Haubelt, C
    Teich, J
    Feldmann, R
    Monien, B
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 1168 - 1169
  • [8] An analysis of SAT-based model checking techniques in an industrial environment
    Amla, N
    Du, XQ
    Kuehlmann, A
    Kurshan, RP
    McMillan, KL
    CORRECT HARDWARE DESIGN AND VERIFICATION METHODS, PROCEEDINGS, 2005, 3725 : 254 - 268
  • [9] Fa-SAT: Fault-aided SAT-based Attack on Compound Logic Locking Techniques
    Limaye, Nimisha
    Patnaik, Satwik
    Sinanoglu, Ozgur
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1166 - 1171
  • [10] USING SAT-BASED TECHNIQUES IN LOW POWER STATE ASSIGNMENT
    Sagahyroon, Assim
    Aloul, Fadi A.
    Sudnitson, Alexander
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (08) : 1605 - 1618
12345