Horizontal diversity in test generation for high fault coverage

被引:2
|
作者
Alamgir, Arbab [1 ]
Bin A'Ain, Abu Khari [1 ,2 ]
Paraman, Norlina [1 ]
Sheikh, Usman Ullah [1 ]
Grout, Ian [3 ]
机构
[1] Univ Teknol Malaysia, Fac Engn, Sch Elect Engn, Johor Baharu, Malaysia
[2] Univ Tun Hussein Onn, Inst Integrated Engn, Batu Pahat, Malaysia
[3] Univ Limerick, Fac Sci & Engn, Dept Elect & Comp Engn, Limerick, Ireland
关键词
Antirandom; test pattern generation; computations reduction; horizontal Hamming distance; vertical Hamming distance; IN SELF-TEST; SCHEME; BIST;
D O I
10.3906/elk-1805-212
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Determination of the most appropriate test set is critical for high fault coverage in testing of digital integrated circuits. Among black-box approaches, random testing is popular due to its simplicity and cost effectiveness. An extension to random testing is antirandom that improves fault detection by maximizing the distance of every subsequent test pattern from the set of previously applied test patterns. Antirandom testing uses total Hamming distance and total cartesian distance as distance metrics to maximize diversity in the testing sequence. However, the algorithm for the antirandom test set generation has two major issues. Firstly, there is no selection criteria defined when more than one test pattern candidates have the same maximum total Hamming distance and total cartesian distance. Secondly, determination of total Hamming distance and total Cartesian distance is computational intensive as it is a summation of individual Hamming distances and cartesian distances with all the previously selected test patterns. In this paper, two-dimensional Hamming distance is proposed to address the first issue. A novel concept of horizontal Hamming distance is introduced, which acts as a third criterion for test pattern selection. Fault simulations on ISCAS'85 and ISCAS'89 benchmark circuits have shown that employing horizontal Hamming distance improves the effectiveness of pure antirandom in terms of fault coverage. Additionally, an alternative method for total Hamming distance calculations is proposed to reduce the computational intensity. The proposed method avoids summation of individual Hamming distances by keeping track of number of 0s and is applied at each inputs. As a result, up to 90% of the computations are reduced.
引用
收藏
页码:3258 / 3273
页数:16
相关论文
共 50 条
  • [31] Modeling Fault Coverage of Random Test Patterns
    Hailong Cui
    Sharad C. Seth
    Shashank K. Mehta
    Journal of Electronic Testing, 2003, 19 : 271 - 284
  • [32] FAULT COVERAGE ESTIMATION BY TEST VECTOR SAMPLING
    HERAGU, K
    AGRAWAL, VD
    BUSHNELL, ML
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (05) : 590 - 596
  • [33] Increasing the Fault Coverage of a Truncated Test Set
    Pomeranz, Irith
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (06)
  • [34] Modeling fault coverage of random test patterns
    Cui, HL
    Seth, SC
    Mehta, SK
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (03): : 271 - 284
  • [35] FTA ANALYSIS OF THE FAULT IN THE HORIZONTAL FLUIDITY TEST
    Blasko, Peter
    Petrik, Jozef
    METALLURGICAL & MATERIALS ENGINEERING, 2015, 21 (04) : 229 - 240
  • [36] Guided Test Generation for Coverage Criteria
    Pandita, Rahul
    Xie, Tao
    Tillmann, Nikolai
    de Halleux, Jonathan
    2010 IEEE INTERNATIONAL CONFERENCE ON SOFTWARE MAINTENANCE, 2010,
  • [37] Automatic Test Generation for Coverage Improvement
    Wilson, Chris
    HLDVT: 2008 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2008, : 141 - 142
  • [38] Automated Test Data Generation Based on a Genetic Algorithm with Maximum Code Coverage and Population Diversity
    Avdeenko, Tatiana
    Serdyukov, Konstantin
    APPLIED SCIENCES-BASEL, 2021, 11 (10):
  • [39] Estimating the fault coverage of functional test sequences without fault simulation
    Pomeranz, Irith
    Parvathala, Praveen K.
    Patil, Srinivas
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 25 - +
  • [40] RTL design validation, DFT and test pattern generation for high defects coverage
    Santos, MB
    Gonçalves, FM
    Teixeira, IC
    Teixeira, JP
    ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 99 - 105