Horizontal diversity in test generation for high fault coverage

被引:2
|
作者
Alamgir, Arbab [1 ]
Bin A'Ain, Abu Khari [1 ,2 ]
Paraman, Norlina [1 ]
Sheikh, Usman Ullah [1 ]
Grout, Ian [3 ]
机构
[1] Univ Teknol Malaysia, Fac Engn, Sch Elect Engn, Johor Baharu, Malaysia
[2] Univ Tun Hussein Onn, Inst Integrated Engn, Batu Pahat, Malaysia
[3] Univ Limerick, Fac Sci & Engn, Dept Elect & Comp Engn, Limerick, Ireland
关键词
Antirandom; test pattern generation; computations reduction; horizontal Hamming distance; vertical Hamming distance; IN SELF-TEST; SCHEME; BIST;
D O I
10.3906/elk-1805-212
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Determination of the most appropriate test set is critical for high fault coverage in testing of digital integrated circuits. Among black-box approaches, random testing is popular due to its simplicity and cost effectiveness. An extension to random testing is antirandom that improves fault detection by maximizing the distance of every subsequent test pattern from the set of previously applied test patterns. Antirandom testing uses total Hamming distance and total cartesian distance as distance metrics to maximize diversity in the testing sequence. However, the algorithm for the antirandom test set generation has two major issues. Firstly, there is no selection criteria defined when more than one test pattern candidates have the same maximum total Hamming distance and total cartesian distance. Secondly, determination of total Hamming distance and total Cartesian distance is computational intensive as it is a summation of individual Hamming distances and cartesian distances with all the previously selected test patterns. In this paper, two-dimensional Hamming distance is proposed to address the first issue. A novel concept of horizontal Hamming distance is introduced, which acts as a third criterion for test pattern selection. Fault simulations on ISCAS'85 and ISCAS'89 benchmark circuits have shown that employing horizontal Hamming distance improves the effectiveness of pure antirandom in terms of fault coverage. Additionally, an alternative method for total Hamming distance calculations is proposed to reduce the computational intensity. The proposed method avoids summation of individual Hamming distances by keeping track of number of 0s and is applied at each inputs. As a result, up to 90% of the computations are reduced.
引用
收藏
页码:3258 / 3273
页数:16
相关论文
共 50 条
  • [21] A simultaneously testable PLA with high fault coverage and reduced test set
    Mottalib, MA
    Jabir, AM
    IETE JOURNAL OF RESEARCH, 1997, 43 (01) : 41 - 48
  • [22] A high fault coverage test approach for communication channels in network on chip
    Aghaei, Babak
    MICROELECTRONICS RELIABILITY, 2017, 75 : 178 - 186
  • [23] LFSR generation for high test coverage and low hardware overhead
    Martinez, Antonio Leonel Hernandez
    Kursheed, Saqib
    Reddy, Sudhakar Mannapuram
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (01): : 27 - 36
  • [24] Fault Simulation for Analog Test Coverage
    Sequeira, Jyotsna
    Natarajan, Suriyaprakash
    Goteti, Prashant
    Chaudhary, Nitin
    PROCEEDINGS 2016 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2016,
  • [25] FAULT COVERAGE IMPROVEMENT AND TEST VECTOR GENERATION FOR COMBINATIONAL CIRCUITS USING SPECTRAL ANALYSIS
    Ahmady, Mehrnaz
    Sayedi, Sayed Masood
    2012 25TH IEEE CANADIAN CONFERENCE ON ELECTRICAL & COMPUTER ENGINEERING (CCECE), 2012,
  • [26] An Efficient Test Pattern Generator for High Fault Coverage in Built-In-Self-Test Applications
    Moorthy, P.
    Bharathy, S. Saranya
    2013 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND NETWORKING TECHNOLOGIES (ICCCNT), 2013,
  • [27] On quality of test sets: Relating fault coverage to defect coverage
    D'Souza, AL
    Hsiao, MS
    IEEE SYSTEMS READINESS TECHNOLOGY CONFERENCE: 2001 IEEE AUTOTESTCON PROCEEDINGS, 2001, : 816 - 825
  • [28] On the Fault Coverage of High-level Test Derivation Methods for Digital Circuits
    Lopez, Jorge
    Vinarsky, Evgeny
    Laputenko, Andrey
    2017 18TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM), 2017, : 184 - 189
  • [29] Model Based Generation of High Coverage Test Suites for Embedded Systems
    Ferrante, Orlando
    Ferrari, Alberto
    Marazza, Marco
    2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [30] STRUCTURAL-ANALYSIS OF PROTOCOL SPECIFICATIONS AND GENERATION OF MAXIMAL FAULT COVERAGE CONFORMANCE TEST SEQUENCES
    MILLER, RE
    PAUL, S
    IEEE-ACM TRANSACTIONS ON NETWORKING, 1994, 2 (05) : 457 - 470