Microeconomics of overlay control at the 65nm technology node

被引：2
|
作者：
Allgair, JA [1 ]
Monahan, KM [1 ]
机构：
[1] Motorola Inc, Dan Noble Ctr, Austin, TX 78721 USA
来源：
2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS | 2003年
关键词：
D O I：
10.1109/ISSM.2003.1243241
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
ITRS working groups have identified overlay control as a technology roadblock with no known solutions at the 65nm node and beyond. The most serious problems are total measurement uncertainty, CMP process robustness, and device correlation. A systematic root-cause analysis of pattern placement error (PPE) at Motorola's Dan Noble Center has determined that current box-in-box overlay targets cause deficiencies in all three categories. A Proposed solution utilizes advanced imaging targets that are grating-based and can be segmented with features that are similar to those in the device. In the case of poly-to-STI overlay using 193nm lithography tools, these targets show a 40% decrease in total measurement uncertainty.
引用
收藏
页码：103 / 106
页数：4
相关论文
共 50 条
  • [21] The challenges of image placement and overlay at the 90nm and 65nm nodes
    Trybula, Walter J.
    Proc SPIE Int Soc Opt Eng, 1600, (286-292):
  • [22] Ultra low-dielectric-constant materials for 65nm technology node and beyond
    Cui, H
    Moore, D
    Carter, R
    Eda, M
    Burke, P
    Gidley, D
    Peng, HG
    MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2004, 2004, 812 : 281 - 290
  • [23] Scaling of shallow trench isolation with stress control for 65nm node and beyond
    Kuroi, T
    Horita, K
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 548 - 553
  • [24] The study of contact hole for 65nm node with KrF
    You, Tae-Jun
    Ko, Sung-Woo
    Moon, James
    Ahn, Yeong-Bae
    Nam, Byung-Ho
    Yim, Dong-Gyu
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XIII, PTS 1 AND 2, 2006, 6283
  • [25] NoC design and implementation in 65nm technology
    Pullini, Antonio
    Angiolini, Federico
    Meloni, Paolo
    Atienza, David
    Murali, Srinivasan
    Raffo, Luigi
    De Micheli, Giovanni
    Benini, Luca
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 273 - +
  • [26] Investigation of quartz defect printability at the 65nm node
    Poortinga, E
    Taylor, D
    PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI, 2004, 5446 : 279 - 284
  • [27] Salicidation issue in 65nm technology development
    Tan, H.
    Tan, P. K.
    Hendarto, E.
    Toh, S. L.
    Wang, Q. F.
    Cai, J. L.
    Deng, Q.
    Ng, T. H.
    Goh, Y. W.
    Mai, Z. H.
    Lam, J.
    IPFA 2007: PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2007, : 44 - +
  • [28] The application of HARP for PMD gap-fill for 65nm technology node and below
    Liu, H.
    Lu, W.
    Sun, Z. G.
    Goh, L.
    Zuo, B.
    Ho, V.
    Zhou, M. S.
    Hsia, L. C.
    Chu, T.
    Ching, C.
    Tang, H. S.
    Teo, K. S.
    Zou, G.
    Advanced Metallization Conference 2006 (AMC 2006), 2007, : 623 - 629
  • [29] WAFER EDGE OVERLAY CONTROL FOR 28 NM AND BEYOND TECHNOLOGY NODE
    Wang, Rui
    Jiang, Yuntao
    Deng, Guogui
    Xing, Bin
    Liu, Chang
    Wu, Qiang
    2015 China Semiconductor Technology International Conference, 2015,
  • [30] High performance 30nm bulk CMOS for 65nm technology node(CMOS5)
    Morifuji, E
    Kanda, M
    Yanagiya, N
    Matsuda, S
    Inaba, S
    Okano, K
    Takahashi, K
    Nishigori, M
    Tsuno, H
    Yamamoto, T
    Hiyama, K
    Takayanagi, M
    Oyamatsu, H
    Yamada, S
    Noguchi, T
    Kakumu, M
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 655 - 658
12345