The challenges of image placement and overlay at the 90nm and 65nm nodes

被引：0
|
作者：
Trybula, Walter J. [1 ]
机构：
[1] International SEMATECH, 2706 Montopolis Drive, Austin, TX 78741, United States
来源：
Proc SPIE Int Soc Opt Eng | 1600年 / 286-292期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Computer simulation - Electron beams - Fits and tolerances - Lithography - Photoresists - Semiconductor device manufacture
引用
收藏
相关论文
共 50 条
  • [1] The challenges of image placement and overlay at the 90nm and 65nm nodes
    Trybula, WJ
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 286 - 292
  • [2] Low k1 lithography patterning option for the 90nm and 65nm nodes
    Hsu, SD
    Van den Broeke, D
    Shi, XL
    Hsu, M
    Wampler, K
    Chen, JF
    Yu, A
    Yang, S
    Hsieh, F
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY X, 2003, 5130 : 812 - 828
  • [3] Use of μLoop™ to monitor device specific issues in-line at 65nm and 90nm nodes
    Liu, H
    Yeh, JH
    Tsai, M
    Wang, KR
    Lin, J
    Wang, CM
    Chang, J
    Zhao, J
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 249 - 252
  • [4] Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)
    Rodriguez, Samuel
    Jacob, Bruce
    ISLPED '06: Proceedings of the 2006 International Symposium on Low Power Electronics and Design, 2006, : 25 - 30
  • [5] Successful development and implementation of statistical outlier techniques on 90nm and 65nm process driver devices
    Butler, Kenneth M.
    Subramaniam, Suresh
    Nahar, Amit
    Carulli, John M., Jr.
    Anderson, Thomas J.
    Daasch, W. Robert
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 552 - +
  • [6] Evaluation of SCR-based ESD protection devices in 90nm and 65nm CMOS technologies
    Di Sarro, James
    Chatty, Kiran
    Gauthier, Robert
    Rosenbaum, Elyse
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 348 - +
  • [7] 300mm full-factory simulations for 90nm and 65nm IC manufacturing
    Bass, EL
    Pillai, DD
    Dempsey, JC
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 35 - 38
  • [8] Film characterization of Cu diffusion barrier dielectrics for 90nm and 65nm technology node Cu interconnects
    Goto, K
    Yuasa, H
    Andatsu, A
    Matsuura, M
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 6 - 8
  • [9] Design challenges at 65nm and beyond
    Kahng, Andrew B.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 1466 - 1467
  • [10] Evaluation of overlay accuracy of phase shift image for 65nm node masks
    Komagata, T
    Kimura, N
    Funaki, K
    Nakagawa, Y
    Gotoh, N
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 1315 - 1322
12345