The challenges of image placement and overlay at the 90nm and 65nm nodes

被引：0
|
作者：
Trybula, Walter J. [1 ]
机构：
[1] International SEMATECH, 2706 Montopolis Drive, Austin, TX 78741, United States
来源：
Proc SPIE Int Soc Opt Eng | 1600年 / 286-292期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Computer simulation - Electron beams - Fits and tolerances - Lithography - Photoresists - Semiconductor device manufacture
引用
收藏
相关论文
共 50 条
  • [41] New ZRAM 10x better in tests at 65nm and 45nm nodes
    不详
    SOLID STATE TECHNOLOGY, 2007, 50 (01) : 24 - +
  • [42] Critical dimension control in 90nm - 65mn node
    Terashita, Y
    Shizukuishi, M
    Shite, H
    Kyoda, H
    Oshima, K
    Yoshihara, K
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 1264 - 1273
  • [43] Deivering 65nm promises
    New Electron, 2006, 9 (10):
  • [44] Process development and resist modification for metal trench layers from 65nm to 45 nm nodes
    Wu, Steven
    Lee, Sho-Shen
    Yu, Chun-Chi
    Lin, Benjamin
    Xu, Cheng Bai
    Suzuki, Yasuhiro
    Robertson, Stewart
    Tanaka, Tsutomu
    Wan, I-Yuan
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXIII, PTS 1 AND 2, 2006, 6153 : U1222 - U1235
  • [45] Opportunities and challenges in building silicon products in 65nm and beyond
    Spirakis, GS
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 2 - 2
  • [46] 65nm博弈 65nm FPGA是用来解决问题的
    王晨阳
    电子产品世界, 2007, (12) : 119+125 - 119
  • [47] Image-blur tolerances for 65nm and 45nm-node IC manufacturing
    Lalovic, I
    Kroyan, A
    Kye, J
    Liu, HY
    Levinson, HJ
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 1570 - 1580
  • [48] PowerPC 970 in 130nm and 90nm technologies
    Rohrer, NJ
    Canada, M
    Cohen, E
    Ringler, M
    Mayfield, M
    Sandon, P
    Kartschoke, P
    Heaslip, J
    Allen, J
    McCormick, P
    Pflüger, T
    Zimmerman, J
    Lichtenau, C
    Werner, T
    Salem, G
    Ross, M
    Appenzeller, D
    Thygesen, D
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 68 - 69
  • [49] Mask phase and transmission variation effects on wafer critical dimensions for nodes 65nm and 45nm
    Dufaye, F.
    Gough, S.
    Sundermann, F.
    Farys, V.
    Miyashita, H.
    Sartelli, L.
    Perissinotti, F.
    Buttgereit, U.
    Perlitz, S.
    Birkner, R.
    26TH EUROPEAN MASK AND LITHOGRAPHY CONFERENCE, 2010, 7545
  • [50] Plasma doping: Production worthy solution for 65nm and beyond technology nodes
    Fang, Z
    Arevalo, E
    Miller, T
    Persing, H
    Winder, E
    Singh, V
    FIFTH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2005, : 67 - 69
12345