Microeconomics of overlay control at the 65nm technology node

被引:2
|
作者
Allgair, JA [1 ]
Monahan, KM [1 ]
机构
[1] Motorola Inc, Dan Noble Ctr, Austin, TX 78721 USA
关键词
D O I
10.1109/ISSM.2003.1243241
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
ITRS working groups have identified overlay control as a technology roadblock with no known solutions at the 65nm node and beyond. The most serious problems are total measurement uncertainty, CMP process robustness, and device correlation. A systematic root-cause analysis of pattern placement error (PPE) at Motorola's Dan Noble Center has determined that current box-in-box overlay targets cause deficiencies in all three categories. A Proposed solution utilizes advanced imaging targets that are grating-based and can be segmented with features that are similar to those in the device. In the case of poly-to-STI overlay using 193nm lithography tools, these targets show a 40% decrease in total measurement uncertainty.
引用
收藏
页码:103 / 106
页数:4
相关论文
共 50 条
  • [41] Silicides for the 65 nm technology node
    Besser, PR
    Chan, S
    Paton, E
    Kammler, T
    Brown, D
    King, P
    Pressley, L
    MATERIALS, TECHNOLOGY AND RELIABILITY FOR ADVANCED INTERCONNECTS AND LOW-K DIELECTRICS-2003, 2003, 766 : 59 - 69
  • [42] 3D metrology solution for the 65nm node
    Kneedler, R
    Borodyansky, S
    Klyachko, D
    Vasilyev, L
    Buxbaum, A
    Morrison, T
    24TH ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PT 1 AND 2, 2004, 5567 : 905 - 910
  • [43] Assessing technology tradeoffs for 65nm logic circuits
    Pramanik, D
    Cote, M
    Beaudette, K
    Axelrad, V
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING, 2003, : 30 - 41
  • [44] On the interaction of ESD, NBTI and HCI in 65nm technology
    Mishra, Rahul
    Mitra, S.
    Gauthier, R.
    Ioannou, D. E.
    Kontos, D.
    Chatty, K.
    Seguin, C.
    Halbach, R.
    2007 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 45TH ANNUAL, 2007, : 17 - +
  • [45] Challenges for inline elemental characterization at 65nm node and beyond
    Godwin, M
    ISSM 2005: IEEE International Symposium on Semiconductor Manufacturing, Conference Proceedings, 2005, : 487 - 490
  • [46] Challenges and solutions for trench lithography beyond 65nm node
    Lu, Zhijian
    Ho, Chi-Chien
    Mason, Mark
    Anderson, Andrew
    Mckee, Randy
    Jackson, Ricky
    Zhu, Cynthia
    Terry, Mark
    DESIGN AND PROCESS INTEGRATION FOR MICROELECTRONIC MANUFACTURING IV, 2006, 6156
  • [47] 65nm CMOS technology for low power applications
    Steegen, A
    Mo, R
    Sun, RMMC
    Eller, M
    Leake, G
    Vietzke, D
    Tilke, A
    Guarin, F
    Fischer, A
    Pompl, T
    Massey, G
    Vayshenker, A
    Tan, WL
    Ebert, A
    Lin, W
    Gao, W
    Lian, J
    Kim, JP
    Wrschka, P
    Yang, JH
    Ajmera, A
    Knoefler, R
    Teh, YW
    Jamin, F
    Park, JE
    Hooper, K
    Griffin, C
    Nguyen, P
    Klee, V
    Ku, V
    Baiocco, C
    Johnson, G
    Tai, L
    Benedict, J
    Scheer, S
    Zhuang, H
    Ramanchandran, V
    Matusiewicz, G
    Lin, YH
    Siew, YK
    Zhang, F
    Leong, LS
    Liewl, SL
    Park, KC
    Lee, KW
    Hong, DH
    Choi, SM
    Kaltalioglu, E
    Kim, SO
    Naujok, M
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 69 - 72
  • [48] Yield Analysis Methods In 65nm Technology Development
    Wei, Susu
    Liu, Eric
    Wei, Lucy
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1150 - 1153
  • [49] Double patterning in lithography for 65nm node with oxidation process
    Jeong, Eunsoo
    Kim, Jeahee
    Choi, Kwangsun
    Lee, Minkon
    Lee, Doosung
    Kim, Myungsoo
    Park, Chansik
    OPTICAL MICROLITHOGRAPHY XXI, PTS 1-3, 2008, 6924
  • [50] Application of atomic force microscope to 65nm node photomasks
    Tanaka, Y., PMJ - Photomask Japan; BACUS - The International Technical Group of SPIE; SPIE - International Society for Optical Engineering (SPIE):