共 50 条
- [21] Chip-package co-design of power distribution network for system-in-package applications 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 499 - 501
- [23] Verification and Co-Design of the Package and Die Power Delivery System Using Wavelets 2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 5 - +
- [24] Power integrity/signal integrity co-simulation for fast design closure PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 49 - 53
- [25] Chip Package-System Co-Design 2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 287 - 289
- [27] Physics of Failure Based Simulation and Experimental Testing of Quad Flat No-lead Package 2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2144 - 2149
- [29] Modeling of signal and power integrity in system on package applications 2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 964 - 969
- [30] Design of non-lead rifle bullets to allow instant identification European Journal of Wildlife Research, 2016, 62 : 771 - 774