Power and signal integrity co-design for quad flat non-lead package

被引:1
|
作者
Guan, S. -W. [1 ]
Kuo, C. -W. [1 ]
Wang, C. -C. [2 ]
Kitazawa, T. [3 ]
机构
[1] Natl Sun Yat Sen Univ, Dept Elect Engn, Kaohsiung 80424, Taiwan
[2] Adv Semicond Engn Inc, Elect Lab, Corp Design Div, Corp R&D, Kaohsiung, Taiwan
[3] Ritsumeikan Univ, Dept Elect & Elect Engn, Noji, Kusatsu 52577, Japan
关键词
D O I
10.1049/el.2012.0494
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The co-design of power and signal integrity issues on a quad flat non-lead (QFN) package is described. A novel decoupling capacitor is achieved by separating the die pad and footprint, coating a solder mask on the footprint and connecting the footprint to the printed circuit board power plane through a via. Large capacitance between power (footprint) and ground (die pad) resulted from the thin mask and large die pad lowering the input impedance of the power delivery network without parasitic effects at low frequency. A power bridge and a ground bridge are introduced to substitute the wire bond to decrease the inductance and hence the impedance magnitude up to 30%, thus enhancing the power integrity at high frequency. A modified design called hybrid power/ground exhibits great signal integrity by providing good reference for signals. The thermal dissipation is also better than the first design through direct contact of the die pad and the footprint ground regions. The overall design demonstrates excellent broadband performance for signal and power integrity.
引用
收藏
页码:942 / 943
页数:2
相关论文
共 50 条
  • [21] Chip-package co-design of power distribution network for system-in-package applications
    Kim, GW
    Kam, DG
    Chung, DH
    Kim, JH
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 499 - 501
  • [22] Solder joint formation simulation and reliability study of quad flat no lead package
    Huang, C. Y.
    Wu, Z. H.
    Zhou, D. J.
    SCIENCE AND TECHNOLOGY OF WELDING AND JOINING, 2007, 12 (01) : 100 - 105
  • [23] Verification and Co-Design of the Package and Die Power Delivery System Using Wavelets
    Ferzli, Imad A.
    Chiprout, Eli
    Najm, Farid N.
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 5 - +
  • [24] Power integrity/signal integrity co-simulation for fast design closure
    Srinivasan, K
    Mandrekar, R
    Engin, E
    Swaminathan, M
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 49 - 53
  • [25] Chip Package-System Co-Design
    Zheng, Ji
    Lee, Henry
    2009 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2009), 2009, : 287 - 289
  • [27] Physics of Failure Based Simulation and Experimental Testing of Quad Flat No-lead Package
    Lan, Jia-Shen
    Wu, Mei-Ling
    2019 IEEE 69TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2019, : 2144 - 2149
  • [28] EFFECTS OF LEAD WIDTHS AND PITCHES ON RELIABILITY OF QUAD FLAT PACKAGE(QFP)SOLDERED JOINTS
    XUE Songbai WU Yuxiu HAN Zongjie WANG Jianxin College of Materials Science and Technology
    Chinese Journal of Mechanical Engineering, 2007, (04) : 40 - 43
  • [29] Modeling of signal and power integrity in system on package applications
    Swaminathan, Madhavan
    Engin, A. Ege
    2007 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY: WORKSHOP AND TUTORIAL NOTES, VOLS 1-3, 2007, : 964 - 969
  • [30] Design of non-lead rifle bullets to allow instant identification
    Vernon G. Thomas
    European Journal of Wildlife Research, 2016, 62 : 771 - 774